Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 1 Chapter 8: Hybrid Technology and Multichip Modules Hybrid = mixture, i. e.:

Slides:



Advertisements
Similar presentations
Printed Wiring Board Fabrication. Imaging For feature sizes less than 200μm, use photolithography process 1.Clean surface 2.Apply photoresist 3.Expose.
Advertisements

Chapter 8: Hybrid Technology and Multichip Modules
EELE 461/561 – Digital System Design
Heat Generation in Electronics Thermal Management of Electronics Reference: San José State University Mechanical Engineering Department.
Flex Circuit Design for CCD Application ECEN 5004 Jon Mah.
BEOL Al & Cu.
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Wafer Level Packaging: A Foundry Perspective
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Chun-Chieh Lu Carbon-based devices on flexible substrate 1.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
13/04/2011Rui De Oliveira1 Resistors in Cern PCB worshop.
Integrated Circuits (ICs)
Electronics Manufacturing Processes Manufacture of Electronics Components Manufacture of Printed Circuit Boards (PCB’s) Assembly of components on PCB’s.
Presented by Paul Kasemir and Eric Wilson
FUNDAMENTALS OF MULTICHIP PACKAGING
RF Packaging Jason Shin Fall 2007: ECEN 5004 Fundamentals of Microsystems Packaging Graduate Presentation.
The Deposition Process
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
“RESISTORS”. DEFINITION - It is an electronic component that has the ability to resist and/or oppose the flow of free electrons (current).
Electronic Pack….. Chapter 3 Materials and Basic Processes Slide 1 Chapter 3 Materials and Basic processes.
Chapter 2: Technologies for Electronics – Overview
Chapter 2: Technologies for Electronics – Overview
BUILDING HDI STRUCTURES USING
Microwave Integrated Circuits
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
1/20 Passive components and circuits - CCP Lecture 13.
Electronic Pack….. Chapter 4 Components for Electronic Systems Slide 1 Chapter 4 Components for Electronic Systems Description of geometrical, thermal.
TYPICALLY REALIZABLE COMPONENTS IN MICS Passive components Low pass,high pass Band pass,band stop with medium to large bandwidths Directional couplers.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards The course material was developed in INSIGTH II, a.
Multilayer thin film technology for the STS electronic high density interconnection E. Atkin Moscow Engineering Physics Institute (State University) –
Chapter 4 Overview of Wafer Fabrication
Lecture 7.0 Device Physics. Electronic Devices Passive Components Resistance (real #) –Conductor –Resistor –Battery Active Components Reactance (Imaginary.
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Chapter 2 Manufacturing Process March 7, 2003.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards.
IPod analyses Paul, Ethan, Niels. Casing: Plastic cover Dual injection molding ▫White cover ▫Transparant layer on top of this Advantages ▫Lower part cost.
Electronic Pack….. Chapter 5: Printed Wiring Boards Slide 1 Chapter 5: Printed Wiring Boards The course material was developed in INSIGTH II, a project.
CERN Rui de OliveiraTS-DEM TS-DEM Development of Electronic Modules Rui de Oliveira CERN State of the art technologies for front-end hybrids.
Chapter 3 Materials and Basic Processes
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Low Mass Rui de Oliveira (CERN) July
Interconnection in IC Assembly
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Chapter 4 Components for Electronic Systems
Chapter13 :Metallization
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
PCB Design Overview Lecture 11
MEMS Packaging ד " ר דן סתר תכן וייצור התקנים מיקרומכניים.
Electronic Pack….. Chapter 4 Components for Electronic Systems Slide 1 Chapter 4 Components for Electronic Systems Description of geometrical, thermal.
LUMPED ELEMENTS ECB 3211 – RF & Microwave Engineering Module - I SOURCE: RF & Microwave Handbook, CRC Press 1.
Low Mass Alice Pixel Bus Rui de Oliveira TE/MPE/EM 6/9/20161Rui de Oliveira Alice worshop.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Electronic Pack….. Chapter 2 Slide 1 Chapter 2: Technologies for Electronics - Overview.
IC packaging and Input - output signals
Sierra Assembly Technology Inc.
Integrated Circuits.
Ultrastable Thin Film TiC Resistors for Space Applications
What is IC????? An integrated circuit (IC), sometimes called a chip or microchip, is a semiconductor wafer on which thousands or millions of tiny resistors,
Chapter 25 Integrated Circuits.
Component Identification
Introduction Purpose To explain the characteristics and features of the RTAN Series Precision Tantalum Nitride Thin Film Resistors Objectives To provide.
Digital Integrated Circuits A Design Perspective
Electronics Manufacturing Processes
Lecture 7.0 Device Physics.
Lecture 7.0 Device Physics.
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 1 Chapter 8: Hybrid Technology and Multichip Modules Hybrid = mixture, i. e.: Components and wiring integrated on the substrate

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 2 Types of Hybrids and Multichip Modules Thick film technology –High temperature thick film hybrid technology –Polymer thick film hybrid technology Thin film technology –Conventional thin film technology (one conductor layer) –Multilayer thin film technology Multichip modules: –Multilayer ceramic (MCM-C) (C for ceramic) –Multilayer thin film (MCM-D) (D for deposited) –Multilayer fineline circuit boards (MCM-L) (L for laminated) Please also confer to Chapter 5.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 3 High Temperature Thick Film Technology Important substrate properties –Dimensional stability –Good adhesion –High thermal conductivity –Thermal compatibility with components –High electrical resistivity –Low dielectric constant (not satisfied in alumina) –Low dielectric loss tangent –Good machinability (not satisfied in ceramics) –Low price

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 4 High Temp Thick Film, continued Practical materials –Alumina –Aluminium nitride –(Beryllia) –(Silicon carbide) Table 8.1: Properties of substrate materials for hybrid technology. P: Plastic In: Insulator

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 5 Conductor Materials Composition –Functional element (metal paticles) –Binder (glass particles) –Solvents Desired properties –High electrical conductivity –Good adhesion to substrate –Good solderability –Good bondability –Low price

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 6 Conductor Materials, continued Practical functional element –Gold –Ag/Pd –Ag/Pt –Copper Table 8.2 Properties of thick film conductor systems

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 7 Thick Film Resistors Important properties –Large range of resistor values –High stability –Low thermal coefficient of resistivity –Low voltage coefficient of resistivity –Low noise Materials –Oxides of ruthenium –Oxides of iridium, rhodium, osmium –Sheet resistance: ohms/sq

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 8 Properties of Thick Film Resistors Table 8.3: Typical properties of thick film resistors.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 9 Termination of Thick Film Resistors Fig. 8.2: Thick film resistor with termination

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 10 Insulators / Dielectrics Desired properties: –High insulation resistance –High breakdown field –Low dielectric constant (insulation) –Suitable/high dielectric constant (dielectric) –Low temperature coefficient (dielectric) –Low voltage coefficient (dielectric) –Low loss tangent –Little porosity

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 11 Insulators / Dielectrics, continued Materials –Aluminium oxide/glass (insulator) –Ceramics/glasses as for capacitors (dielectric) –Please also see Chapter 4

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 12 Insulators / Dielectrics, continued Table 8.4: Typical properties of printed and discrete capacitors.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 13 Production Process for High Temperature Thick Film Technology Layout and photolithographics –CAD work –Photo or laser plotting of master films –Printing screens made with master films

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 14 Production process, continued Printing process –Printing –Drying at °C –Firing at °C Fig 8.1: Typical temperature profile for thick film firing.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 15 Production process, continued Testing and laser trimming –Initial value targeted % below specified value –Laser trimming to increase resistance within ± 0.5 or ± 1.0 % Fig. 8.4: Probe card for testing of thick- and thin film hybrid circuits. Coaxial probes are used for high frequency signals.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 16 Laser trimming Fig. 8.5: Laser trim cut forms: a): L-cut, the most common b): Top hat plunge cut c): Digital trimming, which is most used for high precision thin film resistors a) b)c)

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 17 Laser trimming, continued Fig. 8.6: Laser trimmer for thick film hybrid circuits, ESI Model 44.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 18 Production process, continued Fig. 8.7: Process flow for mounting of thick film hybrid circuits based on: a): Naked ICs and gluing of discrete components.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 19 Production process, continued Fig. 8.7: Process flow for mounting of thick film hybrid circuits based on: b): Soldering of packaged ICs and discrete components.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 20 Polymer Thick Film Technology In polymer thick film hybrid technology (PTF) conductors, resistors and insulating layers use a polymer matrix instead of glass matrix, and these are made in several layers on ordinary printed wiring board laminates, flexible substrates and injection moulded plastic materials that can serve as combined printed circuits and chassis.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 21 Polymer Thick Film, continued Advantages –Low price –Simple processes –Fast production throughput –Well suited for repair/modification –Printed resistors possible –Additive technology –Printed wiring boards for substrates –Specialities: Membrane switch panels Contacts

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 22 Polymer Thick Film, continued Limitations –Satisfies only moderate environmental requirements –Low/moderate complexity –High sheet resistivity in conductors –Special design rules –Limited solderability –Limited shelf life for pastes –Limited availability

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 23 Polymer Thick Film, continued Fig. 8.8: Polymer Thick film (PTF) carbon technology, for: a): Keyboard contacts. b): Contacts of LCD- displays. c): Sliding potentiometer. CPTF means carbon type PTF.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 24 Polymer Thick Film, continued Materials –Matrix: Thermosetting /thermoplastic polymer –Conductor: Ag, Cu, C –Solvents –Additives to adjust consistency Ceramic or other additives

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 25 Polymer Thick Film, continued A typical process –The starting material is a laminate with a single sided etched conductor pattern in Cu foil 1.Cleaning of the board 2.Printing of PTF insulation layer, 2 prints, drying in between 3.Drying 4.UV curing 5.Printing of PTF conductor 6.Drying 7.Curing in IR in-line furnace 8.Chemical plating of metal (Optional) 9.Printing of top layer 10.Drying 11.Curing in IR furnace.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 26 Polymer Thick Film, continued Fig. 8.9: Membrane switch panel, principle.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 27 PTF, continued Fig. 8.10: PTF based printed wiring boards: a): Single sided board with PTF for one complete conductor layer on top of one Cu foil conductor plate. b): Double sided, through hole plated board with one extra PTF conductor layer on each side. c): Double sided board through hole printed PTF conductor, instead of through hole plating. d): PTF resistor

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 28 Thin Film Technology Substrate materials –Alumina, glass, silicon Conductor materials –Gold, aluminium Resistor materials –NiCr (Chromnickel), Ta 2 N (Tantalnitrid) Insulation/dielectrics/passivation materials –SiO 2 (Silicon dioxide), SiN 3 (Silicon nitride), Al 2 O 3 (Silicon nitride), Ta 2 O 5 (Tantaloxide)

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 29 Thin Film Technology, continued Table 8.5: Properties of thin film resistors. (  : skin depth. Evap: Vacuum evaporation. Sp: Sputtering)

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 30 Thin Film Processin g Photolithography and etching Vacuum evaporation Sputtering Plating Oxidation Fig. 8.11: Process flow for production of thin film hybrid circuits.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 31 Thin Film Processing, continued Fig. 8.12: Structure of thin film resistor with gold termination.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 32 Thin Film Processing, continued Fig. 8.13: Thin film microwave circuit, schematically.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 33 Thin Film Processing, continued Fig. 8.14: Thin film transistors, structure.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 34 Thin Film Processing, continued Circuit production Glueing Wire bonding Testing Packaging in hermetic (metal) box

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 35 Multilayer Thin Film - MCM-D Process –1. Spinning polyimide insulation –2. Deposition Al metallization –3. Photolithography, wet etch –4. Spinning polyimide –5. Etching vias –6. Repetition steps –7. Metallization and etching of metal

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 36 MCM-D, continued Fig a): AT&T´s structure for multilayer thin film. Please also see also Figure 2.13.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 37 MCM-D, continued Fig b): Cross section of Raychem´s High Density Interconnect (HDI) schematically and observed through microscope.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 38 MCM-D, continued Fig. 8.16: Elements of the design rules for Raychem´s HDI technology

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 39 MCM-D, continued Fig. 8.17: Character istic impedance for Raychem´s HDI as function of the ratio between conductors width and dielectric thickness.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 40 MCM-D, continued Fig. 8.18a): Dissipation factor for Raychem´s HDI

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 41 MCM-D, continued Fig b): Typical attenuation, as function of frequency, for Raychem´s HDI. Even at 10 GHz attenuation in the conductor metal dominates.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 42 MCM-D, continued Advantages Optimal thermal match when Si substrate High thermal conductivity in Si: 150 W/°C x m Termination resistors and decoupling capacitors integrated in substrate Compatibility with: –Wire bonding –TAB –Flip chip Very high conductor density/package density Very good high frequency properties Good mechanical properties of Si substrate High reliability

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 43 MCM-D, continued Disadvantages: –Low availability and high cost –Polyimide is hygroscopic –Important properties change –Reliability problems –Hermetic encapsulation necessary –Immature technology

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 44 Multilayer Ceramic Modules - MCM-C Materials –Alumina –Aluminium nitride Pioneer: IBM Fabrication: Green Tape process

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 45 MCM-C, continued Fig. 8.19: Production process for multilayer ceramic, schematically.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 46 MCM-C, continued Advantages –High thermal conductivity –Low TCE, match to Si, GaAs, SMDs –Compatible to flip chip, wire bonding, TAB, SMD soldering –Control over characteristic impedance –Hermetic encapsulation possible, high reliability –Many conductor layers, high yield –Edge contacts, etc. brazed on

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 47 MCM-C, continued Disadvantages –Low electrical conductivity in inner layers (Rsq ≈ 15 mOhm/sq) –High dielectric constant,  r ≈ –High startup cost for custom specific circuits

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 48 MCM-C, continued Fig. 8.20: Combination of naked chips in cavities and soldered, packaged SMD components on multilayer ceramic module

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 49 MCM-C, continued Fig a: Characteristic impedance for typical geometries and dimensions, Al 2 O 3 -based multilayer ceramic: a): Open microstrip.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 50 MCM-C, continued Fig b: Characteristic impedance for typical geometries and dimensions, Al 2 O 3 -based multilayer ceramic: b): Buried microstrip.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 51 MCM-C, continued Fig c: Characteristic impedance for typical geometries and dimensions, Al 2 O 3 -based multilayer ceramic: c): Stripline.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 52 MCM-C, continued Table 8.6: Properties of alumina-based high temperature multilayer ceramic.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 53 Low Temperature Multilayer Ceramic Modules - LTMCM-C Substrate materials –Glasses, glass ceramics: Mullite, corderite, lead borosilicate glass... –Conductors Gold, silver, AgPd –Resistors Similar to thick film Properties: Table 8.7.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 54 LTMCM-C, continued Table 8.7: Electrical and physical properties of low temperature multilayer ceramic. a): Electrical properties.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 55 LTMCM-C, continued Table 8.7: Electrical and physical properties of low temperature multilayer ceramic. b): Resistor Performance - Resistance and TCR.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 56 LTMCM-C, continued Table 8.7: Electrical and physical properties of low temperature multilayer ceramic. c) Physical properties.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 57 LTMCM-C, continued Advantages –Low process temperature –Most process steps can be done in high temperature thick film production line –Flexibility in conductor materials, low sheet resistivity –Plating not necessary for bonding –Screen printed resistors –Low  r dielectric materials

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 58 LTMCM-C, continued Disadvantages –New, immature technology –Low thermal conductivity –Brittle materials –Low availability

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 59 Power Electronic Modules Challenges –Spread the heat, reduce thermal resistance –Reduce thermal stress –Provide electrical insulation for ≥2.5 kV –Design for EMC, reduce L –Higher integration "smart power”

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 60 Power Electronic Modules, continued Technologies –Polymer on metal –Thick film –Plated ceramic substrate –Direct copper bonding (DCB) –Plasma sprayed dielectric on metal base –Direct Copper Bonding

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 61 Power Electronic Modules: Direct Copper Bonding Fig a): The coefficient of thermal expansion for direct copper bonding (DCB) substrates with a layer of 0,6 mm alumina sandwiched between Cu layers of various thicknesses as given in the figure. b): The number of thermal cycles to fracture for DCB substrates with varies Cu thickness. The cycles were in the temperature interval °C.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 62 Direct Copper Bonding, continued Fig. 8.23: Power electronic module [Toshiba data sheet]. The substrate (top) is DCB with AlN insulation. It is soldered to a heavy Cu plate, environmentally protected with silicone gel and mounted in a plastic package with heavy screw terminals. Each of the transistor chips and diode chips conducts up to 50 A current.

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 63 Combination Technologies Multilayer thin film - on - multilayer ceramic Fig. 8.24: High performance modules made in a combination of multilayer thin film and multi layer ceramic technology: a): NEC Corporation computer SX-3 using flop TAB carrier on thin film and alumina based substrate. b): IBM Enterprise System/9000 packaging hierarchy using flip chip, polyimide/copper thin film on 63 layers glass ceramic substrate. a) b)

Electronic Pack….. Chapter 8: Hybrid Technology and Multichip Modules Slide 64 Combination Technologies, continued Thin film - on - thick film (ame, Horten). Fig.8.25: 1. Alumina substrate. 2.a,b,c,d: Printed conductor on first layer. 3. Printed dielectric film. 4. Optional compensation printed in vias. 5.a,b,c: Printed conductor on second layer. 6. Glass based dielectric. 7. a,b,c,d: Tantalum nitride resistive layer. 8.a,b,c,d: Molybdenum diffusion barrier. 9.a,b,c: Thin film gold lines. 10. Via hole between thin film and thick film conductive layer. 11. Contact area in thick film. Gold- platinum or gold-palladium. 12.a,b: Resistor in thin film made by selective etching in thin film structure