Roadmap of Microelectronic Industry. Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
High-K Dielectrics The Future of Silicon Transistors
Lateral Asymmetric Channel (LAC) Transistors
Advance Nano Device Lab. Fundamentals of Modern VLSI Devices 2 nd Edition Yuan Taur and Tak H.Ning 0 Ch5. CMOS Performance Factors.
Optimization of Carbon Nanotube Field-Effect Transistors (FETs) Alexandra Ford NSE 203/EE 235 Class Presentation March 5, 2007.
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Lecture #25a OUTLINE Interconnect modeling
Origin of Coulomb Blockade Oscillations in Single-Electron Transistors
Single-electron Devices Speaker: Qiaoyan Yu ECE
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
PY4007 – Quantum wires nanoparticle V1V1 V2V2 0 V C,R 1 C,R 2 C,R 3 A small conductive nanoparticle is connected via 3 tunnelling junctions to voltage.
Emerging Nanotechnology Devices
Ballistic and quantum transports in carbon nanotubes.
I. ELECTRICAL CONDUCTION
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Semiconductor Devices 27
Tutorial 8 Derek Wright Wednesday, March 9 th, 2005.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Device Physics – Transistor Integrated Circuit
Keeping Up with Moore’s Law Who the heck is this Moore guy anyway? Gordon E. Moore was the cofounder of Intel Corporation Gordon E. Moore was the cofounder.
Chapter 5: Field Effect Transistor
Tamer Ragheb ELEC 527 Presentation Rice University 3/15/2007
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Carbon Nanotube Intramolecular Junctions. Nanotubes A graphene sheet with a hexagonal lattice…
TECHNICAL SEMINAR ON TECHNOLOGIES AND DESIGNS FOR ELECTRONIC NANOCOMPUTERS PRESENTED BY : BIJAY KUMAR XESS ADMN NO : 4 I&E/2K.
Lecture 7.0 Device Physics. Electronic Devices Passive Components Resistance (real #) –Conductor –Resistor –Battery Active Components Reactance (Imaginary.
Limitations of Digital Computation William Trapanese Richard Wong.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – Lab 7 MOSFET Parameters.
Chapter Intrinsic: -- case for pure Si -- # electrons = # holes (n = p) Extrinsic: -- electrical behavior is determined by presence of impurities.
J.R.Krenn – Nanotechnology – CERN 2003 – Part 2 page 1 NANOTECHNOLOGY Part 2. Electronics The Semiconductor Roadmap Energy Quantization and Quantum Dots.
AlGaN/InGaN Photocathodes D.J. Leopold and J.H. Buckley Washington University St. Louis, Missouri, U.S.A. Large Area Picosecond Photodetector Development.
Network for Computational Nanotechnology (NCN) UC Berkeley, Univ.of Illinois, Norfolk State, Northwestern, Purdue, UTEP First-Time User Guide to MOSFET.
Nanotechnology on our Desktops Hard Disk Sensor Medium Transistor Gate SourceDrain Switching layer 5 nm Magnetic grain 10 nm Gate oxide 4 nm Well 6 nm.
Graduate Attributes (Southern Cross University, Australia) The graduates of the University are expected to develop the following during their programmes:
Importance of Materials Processing  All electronic devices & systems are made of materials in various combinations  Raw materials are far from the final.
UNIVERSITY OF NOTRE DAME Origin of Coulomb Blockade Oscillations in Single-Electron Transistors Fabricated with Granulated Cr/Cr 2 O 3 Resistive Microstrips.
Carbon Nanotubes Related Devices and Applications
Conductors – many electrons free to move
UNIT- IV SOLID STATE PHYSICS. 1)Electrical conductivity in between conductors & insulators is a) high conductors b) low conductors c) Semiconductors d)
Trends in IC technology and design J. Christiansen CERN - EP/MIC
Mesoscopic physics and nanotechnology
1 Semiconductor Devices  Metal-semiconductor junction  Rectifier (Schottky contact or Schottky barrier)  Ohmic contact  p – n rectifier  Zener diode.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
Carbon Nanotubes and Its Devices and Applications
Different Electronic Materials
Fatemeh (Samira) Soltani University of Victoria June 11 th
Government Engineering College Bharuch Metal Oxide Semiconductor Field Effect Transistors{MOSFET} Prepared by- RAHISH PATEL PIYUSH KUMAR SINGH
Analysis of Strain Effect in Ballistic Carbon Nanotube FETs
Presented by:- Shikha Gupta (UE6558). NANOELECTRONICS Branch of Engineering which uses nanometer scale elements in design of integrated circuits such.
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Downsizing Semiconductor Device (MOSFET)
MOSFET Scaling ECE G201.
Lecture 7.0 Device Physics.
Device Physics – Transistor Integrated Circuit
Downsizing Semiconductor Device (MOSFET)
Carbon Nanotube Diode Design
Introduction to Materials Science and Engineering
Device Physics – Transistor Integrated Circuit
Lecture 7.0 Device Physics.
Reading (Rabaey et al.): Sections 3.5, 5.6
Beyond Si MOSFETs Part 1.
Presentation transcript:

Roadmap of Microelectronic Industry

Scaling of MOSFET Reduction of channel length L  L/α Integration density  α 2 Speed  α; Power/device  1/α 2 Power density unchanged; Voltage  1/α Equivalent thickness of gate oxide  1/ 

Gate Dielectric film in ULSI MOSFET p-Si n+ Gate Gate oxide

Equivalent Gate Oxide Thickness t Eq = t x  SiO2 /  x  x: dielectric constant of insulator X  SiO2 = 3.2 Use high-  x insulator

Possible epitaxial dielectric films on Si rr On Si(100) (rectangular) On Si(111) (triangular) Si 3 N amorphousHex., a = 7.6 Å, mismatch 1%, 900°C  -Al 2 O 3 9 Cubic, a = 7.91Å mismatch 3.5%, 800°C Same as on (100) CeO 2 26 Cubic, a = 5.45 Å mismatch 0.4%, < 550°C Same as on (100) ZrO 2 (Y-stb) 25 Cubic, a ~ 5.2 Å mismatch 3%, 730°C ? HfO 2 25 Amorphous

Metallization target parameters (current)

Electromigration Effects Void Pile-up Electron wind and field-driven atomic migration

Lower levels: fine connections to individual devices Upper levels: thicker/wider common connections Cu metallization: reducing wire resistance Low-k dielectrics: reducing parasitic capacitance RC delay issue Multi-level Metallization

Lithography: shorter wavelength (deep UV, X-ray, electron/ion beams) source, optics, resist materials Gate insulator: with high dielectric constant (high-k), high dielectric strength, effective barrier to impurity (e.g., B) migration Si-on-insulator (SOI): reducing capacitive coupling between devices, power consumption, effective heat dissipation

Double-gate FET Double-gate FET by selective epitaxial growth

Single-electron Tunneling (SET) Transistor Coulomb blockade effect Devices based on quantum effects in nano- structured materials quantum dots/wire, nano-wires (e.g., carbon nanotubes), molecular devices, …

Index of Single-wall Carbon Nanotubes (SWNT) Armchair (n, n) Zigzag (n, 0) General (m, n)

Electronic properties of SWNTs SWNTs: 1D crystal If m - n = 3q  metallic Otherwise  semiconductor Zigzag, d t = 1.6nm  =18 , d t = 1.7nm  =21 , d t = 1.5nm  =11 , d t = 1.8nm Armchair, d t = 1.4nm STM I-V spectroscopy Bandgap of semiconducting SWNTs: = 1.42 Å,  5.4 eV, overlap integral

Doping of semiconductor SWNTs N, K atoms  n-type; B atoms, oxygen  p-type SWNT CMOS inverter & its characteristics SWNT Transistors

Molecular diodes and nonlinear devices Molecule with D-  -A structure C 16 H 33 Q-3CNQ Highly conductive zwitterionic D + -  -A - state at 1-2V forward bias Reverse conduction state D - -  -A + requires bias of 9V I-V curve of Al/4-ML C 16 H 33 Q-3CNQ LB film/Al structure A  D

Ultimate Physical Limits Thermodynamic limit: energy consumption in handling 1 bit of information = kT log 2  18 meV = 3  J at RT Current products: Pentium 4, power consumption 30 W, consists > 2.5  10 6 devices operating at > 4  10 8 Hz, energy cost per bit of operation  J Demonstrated in laboratory: energy cost of operating a single- molecule switch is ~ J

Real Materials and their Processing  Particles, lines and rigid bodies vs. real materials: each material has its own characteristics  Material-specific properties determine the function and processing details of a material  Comprehensive knowledge of materials processing requires ~ 5-10 years of learning and practice: Interdisciplinary between physics, chemistry, electronics, materials science, economics…  Advantage and role of physicist

Graduate Attributes (Southern Cross University, Australia) Intellectual rigour Creativity Ethical understanding, sensitivity, commitment Command an area of knowledge Lifelong learning --- ability of independent & self- directed learning Effective communication and social skills Cultural awareness (From: S. Yeo, CDTLink, NUS, July 2004)

Final Exam  24 Nov, two hours  One A4 cheat sheet allowed, both sides  What will be in the exam? Basic principle, processes…, mainly after Chapter 5