CMPUT 329 - Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicE: Clock Skew and Clock Gating José Nelson Amaral.

Slides:



Advertisements
Similar presentations
Topics Electrical properties of static combinational gates:
Advertisements

Self-Timed Logic Timing complexity growing in digital design -Wiring delays can dominate timing analysis (increasing interdependence between logical and.
Modern VLSI Design 4e: Chapter 5 Copyright  2008 Wayne Wolf Topics n Performance analysis of sequential machines.
Introduction to CMOS VLSI Design Sequential Circuits.
Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
Introduction to CMOS VLSI Design Sequential Circuits
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
MICROELETTRONICA Sequential circuits Lection 7.
Lecture 11: Sequential Circuit Design. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 11: Sequential Circuits2 Outline  Sequencing  Sequencing Element Design.
CPS3340 COMPUTER ARCHITECTURE Fall Semester, /23/2013 Lecture 7: Computer Clock & Memory Elements Instructor: Ashraf Yaseen DEPARTMENT OF MATH &
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
Digital Logic Design Lecture # 17 University of Tehran.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic A: Flip-Flops José Nelson Amaral.
FPGA-Based System Design: Chapter 5 Copyright  2004 Prentice Hall PTR Clocking disciplines Flip-flops. Latches.
Sequential Circuits. Outline  Floorplanning  Sequencing  Sequencing Element Design  Max and Min-Delay  Clock Skew  Time Borrowing  Two-Phase Clocking.
Ch 8. Sequential logic design practices 1. Documentation standards ▶ general requirements : signal name, logic symbol, schematic logic - state machine.
Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #13 Clock Skew & Synchronization.
Digital Digital: Chapter 8. Sequential Logic Design Practices 1 Chapter 8. Sequential Logic Design Practices.
1 Lecture 28 Timing Analysis. 2 Overview °Circuits do not respond instantaneously to input changes °Predictable delay in transferring inputs to outputs.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis EE4800 CMOS Digital IC Design & Analysis Lecture 11 Sequential Circuit Design Zhuo Feng.
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Clock Skew-tolerant circuits.
EE141 © Digital Integrated Circuits 2nd Timing Issues 1 Digital Integrated Circuits A Design Perspective Timing Issues Jan M. Rabaey Anantha Chandrakasan.
1 EE121 John Wakerly Lecture #16 Synchronous Design Methodology Asynchronous Inputs Synchronizers and Metastability.
Parallel I/O Interface Memory CPUI/OTransducer Actuator Output Device Input Device Parallel Interface Microprocessor / Microcontroller Direct memory access(DMA)
The clock 10/23/20081ECE Lecture. Clocking Issues Clock Skew Gating the clock Section 8.8 of text 10/23/20082ECE Lecture.
Synchronous Digital Design Methodology and Guidelines
CSE477 L19 Timing Issues; Datapaths.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Lecture 19: Timing Issues; Introduction to Datapath.
Clock Design Adopted from David Harris of Harvey Mudd College.
RTL Hardware Design by P. Chu Chapter 161 Clock and Synchronization.
Chapter 11 Timing Issues in Digital Systems Boonchuay Supmonchai Integrated Design Application Research (IDAR) Laboratory August 20, 2004; Revised - July.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
Henry Hexmoor1 Chapter 7 Henry Hexmoor Registers and RTL.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
ENGIN112 L28: Timing Analysis November 7, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 28 Timing Analysis.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicJ: Counters José Nelson Amaral.
מודלים של חיבורי ביניים מודלים חשמליים של חיבורי ביניים עבור מעגלי VLSI פרופ ’ יוסי שחם המחלקה לאלקטרוניקה פיזיקלית, אוניברסיטת ת ” א.
Modern VLSI Design 2e: Chapter 5 Copyright  1998 Prentice Hall PTR Topics n Memory elements. n Basics of sequential machines.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Hao Ji.
Chapter #6: Sequential Logic Design 6.2 Timing Methodologies
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.
Introduction to CMOS VLSI Design Lecture 10: Sequential Circuits Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
1 EE365 Synchronous Design Methodology Asynchronous Inputs Synchronizers and Metastability.
CS 151 Digital Systems Design Lecture 28 Timing Analysis.
1 paper I design and implementation of the aegis single-chip secure processor using physical random functions, isca’05 nuno alves 28/sep/06.
03/30/031 ECE 551: Digital System Design & Synthesis Lecture Set 9 9.1: Constraints and Timing 9.2: Optimization (In separate file)
CMPUT Computer Organization and Architecture II 1 CMPUT329 - Fall 2003 Topic 6: Testbenches Paras Mehta and José Nelson Amaral.
EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.
Digital System Bus A bus in a digital system is a collection of (usually unbroken) signal lines that carry module-to-module communications. The signals.
Computer Architecture Lecture 4 Sequential Circuits Ralph Grishman September 2015 NYU.
Z. Feng MTU EE EE4800 Fall 2011 CMOS Digital IC Design & Analysis Lecture 14 Final Exam Review Zhuo Feng.
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
Sequential Networks: Timing and Retiming
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;
June clock data Q-flop Flop dataQ clock Flip-flop is edge triggered. It transfers input data to Q on clock rising edge. Memory Elements.
1 COMP541 Sequential Logic Timing Montek Singh Sep 30, 2015.
Clocking System Design
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University
Latches, Flip Flops, and Memory ECE/CS 252, Fall 2010 Prof. Mikko Lipasti Department of Electrical and Computer Engineering University of Wisconsin – Madison.
REGISTER TRANSFER LANGUAGE (RTL) INTRODUCTION TO REGISTER Registers1.
Computer Architecture & Operations I
Computer Architecture & Operations I
CSE 140 – Discussion 7 Nima Mousavi.
Topic7: Timing Hazards José Nelson Amaral
Registers and clocking issues
Topic1: Boolean Algebra José Nelson Amaral
Topics Performance analysis..
Performance Analysis (Clock Signal) مرتضي صاحب الزماني.
Presentation transcript:

CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 TopicE: Clock Skew and Clock Gating José Nelson Amaral

CMPUT Computer Organization and Architecture II2 Timing With Propagation Delays

CMPUT Computer Organization and Architecture II3 Clock Skew yClock signal may not reach all flip-flops simultaneously. yOutput changes of flip-flops receiving “early” clock may reach D inputs of flip-flops with “late” clock too soon.

CMPUT Computer Organization and Architecture II4 Clock Skew Reasons for slowness: (a) wiring delays (b) capacitance (c) incorrect design

CMPUT Computer Organization and Architecture II5 Clock-skew calculation  t ffpd(min) + t comb(min)  t hold  t skew(max) > 0 xFirst two terms are minimum time after clock edge for a D input to change xHold time is earliest time that the input may change xClock skew subtracts from the available hold-time margin xCompensating for clock skew: Longer flip-flop propagation delay Explicit combinational delays Shorter (even negative) flip-flop hold times

CMPUT Computer Organization and Architecture II6 Example of bad clock distribution

CMPUT Computer Organization and Architecture II7 Clock distribution in ASICs zThis is what a typical ASIC router will do if you don’t lay out the clock by hand.

CMPUT Computer Organization and Architecture II8 “Clock-tree” solution xOften laid out by hand xWide,fast metal (low R ==> fast RC time constant)

CMPUT Computer Organization and Architecture II9 Gating the clock yDefinitely a no-no xGlitches possible if control signal (CLKEN) is generated by the same clock xExcessive clock skew in any case.

CMPUT Computer Organization and Architecture II10 If you really must gate the clock...