ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408) 894-6478

Slides:



Advertisements
Similar presentations
Topics Electrical properties of static combinational gates:
Advertisements

Practical Considerations for Digital Design
Operational Amplifiers 1. Copyright  2004 by Oxford University Press, Inc. Microelectronic Circuits - Fifth Edition Sedra/Smith2 Figure 2.1 Circuit symbol.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
ELK 10/24/98 Desktop Interface Engineering Ultra DMA 66 ATA/66 Eric Kvamme Manager, Desktop Interface Engineering
Synchronous Digital Design Methodology and Guidelines
Anode Front-End Electronics current status Presented by Nikolay Bondar. Fermilab. 09/08/00.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
11/19/2004EE 42 fall 2004 lecture 341 Lecture #34: data transfer Last lecture: –Example circuits –shift registers –Adders –Counters This lecture –Communications.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
EET Advanced Digital Parallel Ports. n In contrast to serial ports, parallel ports ‘present’ all bits at one time. n ‘The parallel port reflects.
Microcomputer Buses Outline –What is a Bus? –Interfaces –Open Collector Buses –Tristate Buses –Bus Contention –Transmission Lines Goal –Understand bus.
THE TEST RECIVER Presentation In The Framework Of JTAG Course Lior Vaknin - June 2005.
Introduction to Op Amps
Logic Families Introduction.
12 - Winter 2006 ECE ECE 766 Computer Interfacing and Protocols 1 Interfaces Transmission of data from the source to a device or from a device to the destination.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 Terminations Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
Electronic Devices Ninth Edition Floyd Chapter 13.
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
October 10, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
LDO characterization Laura Gonella Pjysikalisches Institut Uni Bonn.
May 16, USB 2.0 Test Modes and Their Application Jon Lueker Intel Corporation.
Computers in Surveying SVY2301 / E4006 Automated Surveying.
Introduction to Transistors
INTEGRATED CIRCUIT LOGIC FAMILY
IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.
Arctic RS-485 / RS-422. RS- 485 Also known as RS-485 Half Duplex, RS wire same pair is used to transmit and receive data only one device can transmit.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
Closing the loop in high speed design 1 Improving your process for high-speed PCB design “Closing the loop between timing analysis and signal integrity”
Practical Digital Design Considerations Part 1 Last Mod: January 2008 ©Paul R. Godin.
Crosstalk Calculation and SLEM. 2 Crosstalk Calculation Topics  Crosstalk and Impedance  Superposition  Examples  SLEM.
CHAPTER 11 Op-Amp Applications. Objectives Describe and Analyze: Audio mixers Integrators Differentiators Peak detectors Comparators Other applications.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
10/11/2015 Operational Amplifier Characterization Chapter 3.
Chapter 07 Electronic Analysis of CMOS Logic Gates
Microprocessor-Based System. What is it? How simple can a microprocessor-based system actually be? – It must obviously contain a microprocessor otherwise.
Using Transmission Lines III – class 7 Purpose – Consider finite transition time edges and GTL. Acknowledgements: Intel Bus Boot Camp: Michael Leddige.
© BYU 18 ASYNCH Page 1 ECEn 224 Handling Asynchronous Inputs.
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 Signal and Timing Parameters II Source Synchronous Timing – Class 3 a.k.a. Co-transmitted Clock Timing a.k.a. Clock Forwarding. Assignment for next class:
Introduction to Clock Tree Synthesis
A+ Guide to Managing and Maintaining Your PC Fifth Edition Chapter 22 All About SCSI.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Timing Behavior of Gates
Memory 2 ©Paul Godin Created March 2008 Memory 2.1.
Physical Properties of Logic Devices Technician Series Created Mar
1 Chapter 8 Operational Amplifier as A Black Box  8.1 General Considerations  8.2 Op-Amp-Based Circuits  8.3 Nonlinear Functions  8.4 Op-Amp Nonidealities.
Chapter 2. High-speed properties of logic gates.
THEMIS Instrument CDR 1 UCB, April 20, 2004 Actel Reliability Critical Design Review Robert Abiad University of California - Berkeley.
— Analog Devices Confidential Information — Applications Issues 1.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Piero Belforte, HDT 1999: Modeling for EMC and High Frequency Devices, DAC 1999,New Orleans USA.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
SAR ADC Input Types TIPL 4003 TI Precision Labs – ADCs
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
Calibration On pixel calibration capacitor; 20fF
Lecture No. 7 Logic Gates Asalam O Aleikum students. I am Waseem Ikram. This is the seventh lecture in a series of 45 lectures on Digital Logic Design.
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
Noise Margin Definition
Applications Issues.
Applications Issues.
Presentation transcript:

ELK 06/21/00 Desktop Interface EngineeringATA/100 Eric Kvamme Quantum Corporation Manager, Desktop Interface Engineering (408)

ELK 06/21/00 Desktop Interface Engineering 2 Agenda ATA/100 goals What was done to meet goals Recommendations for testing and example results Recent change to mode 5 t DVS, t DVH timing listed in table –Not a change in hardware timing requirement Run through of ATA/100 rev 2 specification

ELK 06/21/00 Desktop Interface Engineering 3 ATA/100 Goals Increase transfer rate to 100MB/s Maintain uniform implementation of ATA interface No change in cabling or connectors No decrease in reliability (design for no CRC errors) Resolve reliability issues seen on ATA/66 designs –Resolve signal integrity problems and mistakes seen on ATA/66. –Clarify timing definitions and margin to avoid timing errors seen with ATA/66.

ELK 06/21/00 Desktop Interface Engineering 4 Cable Length Shorter cabling not required for ATA/100. –Skews at the middle connector are primarily dependant on it’s distance from the end of the cable, increasing an 80 conductor cable length from 1.5” to 18” adds only about 400ps of skew. This is less than 15% of the IC pin to IC pin timing budget. –Conductors of 80 conductor cable account for less than 20% of crosstalk in systems measured to date. Most crosstalk is generated in the source traces and connector so cable length from 1.5” to 18” not a significant factor in crosstalk level. –Shorter cables not required but can be used to improve timing margin and reduce crosstalk. Interlock timings and skew budget account for 18” cable - no change to current ATA/66 cable. longer cables not recommended.

ELK 06/21/00 Desktop Interface Engineering 5 Reliability Issues To date, transfer errors have been seen on ATA/66 systems that typically meet the ATA/66 electrical and timing specification for the following reasons: –Slew rate and noise sensitivity on STROBE due to no hysteresis. –High output impedance and 5V signaling resulting in a falling edge where the incident edge and first reflection does not cross V-. –Too low output impedance leading to large ringing and reflections. –High crosstalk leading to 0 strobed as 1 (in conjunction with a device that has a low V+ threshold). –First word timing violations. –Insufficient typical setup or hold time. –IC level crosstalk (ground bounce) during data transfer. –Logic errors

ELK 06/21/00 Desktop Interface Engineering 6 Reliability/Slew Rate Sensitivity Some ATA/33 and ATA/66 hosts have been shown to be sensitive to slew rate and noise due to lack of hysteresis on the STROBE input. Result is CRC errors which are independent of Ultra DMA mode. Hysteresis requirement added in ATA/100 specification. –Minimum hysteresis of 320mV. Sufficient for noise levels seen in Ultra DMA systems to date. –When process, temperature, and voltage variations are considered typical hysteresis is over 500mV. –Higher value minimum not possible with other threshold requirements.

ELK 06/21/00 Desktop Interface Engineering 7 Reliability/High Output Impedance High output impedance with a 5V Voh can lead to a falling edge that doesn’t cross the threshold until long after the edge crosses 1.5V. CRC errors generated only in fastest mode. ATA/100 requires 3.3V signaling only from sender and receiver. –Pull up and pull down resistors to 3.3V. –Voh has min and max around 3.3 which must be met at both positive and negative current (while being pulled up or down). ATA/100 has min and max resistance for output on resistance + series termination value. –Maximum total output resistance value and 3.3V signaling guarantees that input signal will cross the V- or V+ threshold on the incident edge with it’s reflection.

ELK 06/21/00 Desktop Interface Engineering 8 High Output Impedance Waveform 68 ohm 51 ohm 43 ohm 33 ohm

ELK 06/21/00 Desktop Interface Engineering 9 Reliability/High Crosstalk An obvious source of some CRC errors is crosstalk. As with ringing, Crosstalk typically settles fast enough for the slower modes so only the highest modes are affected. Crosstalk can come from a number of sources including: –Fast slew rates (dV/dt) –Fast changes in output current (di/dt) during a transition –Layouts with traces that are parallel and closely spaced for a long distance. –The use of a right angle through hole connector

ELK 06/21/00 Desktop Interface Engineering 10 Reliability/High Crosstalk A new specification (V SSO ) was added which will for the most part limit total crosstalk to an acceptable level while still allowing for some design flexibility (an NLX system with long but well spaced traces for example). Crosstalk for the system should not exceed 800mV when both V SSO and the slew rate specification are met. –Crosstalk this low is not actually a requirement for ATA/100 receivers due to the new threshold specifications. –Some legacy devices do require this restricted crosstalk so it is being added to the general AC requirements. Higher V SSO allowed at the Host (600mV) compared to the device (500mV). –Typical host has longer traces and accounts for more of crosstalk budget.

ELK 06/21/00 Desktop Interface Engineering 11 Reliability/High Crosstalk Even with High Crosstalk, a system can work properly with thresholds far enough from Vol and Voh. –ATA/66 CRC errors which resulted from high crosstalk occurred with receiving thresholds that were biased closer to Vol. –High crosstalk does not result in CRC errors if the receiving threshold is further from Vol or Voh than the peak crosstalk. Specification added for V+ and V- –Minimum V+ defined at 1.5V to allow for crosstalk at Vol. –Maximum V- defined at 1.5V to allow for crosstalk at Voh. New V+ and V- specifications allow error free transfers with more crosstalk than observed on ATA/66 systems.

ELK 06/21/00 Desktop Interface Engineering 12 Reliability/IC Level Crosstalk High supply (power or ground) bounce in a chip while receiving data can result in the wrong value of that data being observed. –This type of problem has been seen on an ATA/33 chip. –The new input threshold levels with hysteresis give more margin for this type of bounce High supply bounce or crosstalk in a chip while sending data can result in the wrong value being sent. –Typically the supply bounce settles quickly and in that case only affects the higher modes. –IC level crosstalk that occurs while data is being strobed could result in error in any mode. –The V SSO specification limits both forms of bounce/crosstalk while outputting to a level which should not cause transfer errors.

ELK 06/21/00 Desktop Interface Engineering 13 Reliability/Timing Budget ATA/66 gave all timings at the connectors. –Confusion about which connector to use to measure some timings. –Assumes layout guidelines are followed (not always true). –Not valid to measure t DVS and t DVH in a cabled system due to reflections that change the sender observed timing. –Not clear what timing budget is for ICs. ATA/100 Solutions: –New column added defining exactly which connector to use. –Trace Length variation defined. –Min and max range for on resistance plus termination bounds design window and tightens IC to IC skew. –ATA/100 refines source side setup/hold into lumped loads. No change to interlocks and other non-critical timings that already accounted for reflections in functioning system. –Setup and hold timings at source and recipient IC pins added.

ELK 06/21/00 Desktop Interface Engineering 14 Reliability/First Word Timing Violation A 5V legacy device may be present on the cable. –When the bus is not driven, the 5V device may have bias current which pulls the bus to 5V. –On the first DATA and STROBE edges, the fall times and settle times may be longer if the output is enabled to to generate the edge or enabled too soon before the edge. –The ATA/66 specification had sufficient output skew margin to allow for some additional first word skews, ATA/100 doesn’t. ATA/100 Solutions: –Voh min/max requires I/O to pull up or down to 3.3V when high. –New timing parameters require all outputs to be enabled with sufficient time before the first critical timing edge for the I/O to settle and to pull the bus to the proper output voltage. –Proper starting output voltage and sufficient I/O settling time results in adequate first word timing.

ELK 06/21/00 Desktop Interface Engineering 15 Slew Rate Testing Slew rate may be testing in a non-destructive way. –Requires modifications to a standard 80-conductor cable. –Requires switching from one connector to another on the same cable at the source under test or requires hot swapping the entire cable after setup. Signal under test on test cable is open on cable. System will not boot with test cable in place. –Requires test software that can control data patterns and deal with CRC errors. For host systems with long PCB traces, slew rates measured at the connector may not be a precise representation of the slew rate generated by the IC and seen at the recipient. –The specification does allow for destructive testing of these systems to more precisely determine the IC characteristics.

ELK 06/21/00 Desktop Interface Engineering 16 V SSO Testing V SSO must be tested at the source connector as defined in order to include crosstalk in connector. –Requires modifications to a standard 80-conductor cable. –Requires switching from one connector to another on the same cable at the source under test or requires hot swapping the entire cable after setup. Signal under test on test cable is open on cable. System will not boot with test cable in place. –Requires test software that can control data patterns and deal with CRC errors.

ELK 06/21/00 Desktop Interface Engineering 17 V HSSO with ATA/100 host

ELK 06/21/00 Desktop Interface Engineering 18 V DSSO with Quantum ATA/100 interface

ELK 06/21/00 Desktop Interface Engineering 19 V SSO Test Cable

ELK 06/21/00 Desktop Interface Engineering 20 Close-up of Test Point on Test Cable

ELK 06/21/00 Desktop Interface Engineering 21 Mode 5 t DVS, t DVH All Ultra DMA modes 0 to 4 may use 5V signaling. Ultra DMA mode 5 now requires 3.3V signaling. t DVS and t DVH are measured into a lumped load at the source connector (includes series termination in path). –The skew between a rising and falling edge caused simply by the RC time constant of the series termination and capacitive load is higher with 5V signaling than with 3.3V signaling. –Previous simulations showed a maximum of 2.27 ns skew generated through series termination with 5V signaling and capacitive load. This value was mistakenly used to determine t DVS and t DVH for mode 5. –New simulations show that with 3.3V signaling, the maximum skew generated through the series termination should be 0.8 ns. If the IC met the IC timing requirement, the system should have already met the mode 5 t DVS, t DVH timings

ELK 06/21/00 Desktop Interface Engineering 22 Example of source skew with 5V signaling

ELK 06/21/00 Desktop Interface Engineering 23 Example of source skew with 3.3V signaling