Naval Electronics & Surveillance Systems AN/SPY-1D(V) ECMA Enhancement Based on Adaptive Computing Systems Technology Rick Pancoast Matt French 7 March.

Slides:



Advertisements
Similar presentations
( , RF/RFID Technology & Commercialization Forum Technology Service Corporation Jitti Sukontasup ( ,
Advertisements

6-April 06 by Nathan Chien. PCI System Block Diagram.
Use of COTS Drop-in Replacement Designs to Solve Obsolescence of Electronic Components in Military Systems Willow Ridge Loop Orlando, FL
Keith Bergevin Senior Design Engineer th St., Bldg 620 Sacramento, Calif Phone: (916) , Fax: (916)
Course ILT Printers Unit objectives Identify features of dot-matrix printers Install, use, and troubleshoot inkjet printers Install, use, and troubleshoot.
ECMA / SLAAC Status Provo, Utah 9/14/1999 Presented by Matthew French Systems Programmer, Information Sciences Institute GOVERNMENT ELECTRONIC SYSTEMS.
Distribution Statement A:: Approved for Public Release. Distribution is Unlimited Panel: The Power of Modularity and New Open Business Models Dr. Megan.
VISICOM PRODUCTS DIVISION 1 Successful Application of RRT to Reducing Obsolescence & Ownership Cost ALQ-126B Navy Logistics Research.
Introduction to digital signal processing T he development is a result of advances in digital computer technology and integrated circuit fabrication. Computers.
1TBBY0711 Quality Engineering Michael Barkenhagen/Raymond Tadros (909) /(909)
Distribution Statement A: Approved for Public Release; Distribution is unlimited. 1 Electronic Warfare Information Operations 29 MAR 2011 Val O’Brien.
Office of the Secretary of Defense Defense Microelectronics Activity (DMEA) Defense Microelectronics Activity (DMEA) Doug Casanova Defense Microelectronics.
MotoHawk Training Model-Based Design of Embedded Systems.
CDR A.J. Hoffman PEO IWS 1AD AEGIS Baseline Development
Achieving Affordable, Capable Systems through Open Architecture Dr. Adam Razavian Deputy Major Program Manager Above Water Sensors Directorate PEO IWS2.0.
Presented to: By: Date: Federal Aviation Administration Early Tests of Aircraft Tracking on NWRT PAR Working Group William Benner, Weather Processors Team.
Open Architecture Summit
Team Morphing Architecture Reconfigurable Computational Platform for Space.
Chapter 22 All About SCSI.
Chapter 16 Control Unit Operation No HW problems on this chapter. It is important to understand this material on the architecture of computer control units,
Tracking Migratory Birds Around Large Structures Presented by: Arik Brooks and Nicholas Patrick Advisors: Dr. Huggins, Dr. Schertz, and Dr. Stewart Senior.
FPGA Based Video Codec: Implementation and Techniques An Seminar Series Markus Adhiwiyogo Benjamin Ernest-Jones Matt Richey.
Chapter 16 Control Unit Implemntation. A Basic Computer Model.
Chapter 15 IA 64 Architecture Review Predication Predication Registers Speculation Control Data Software Pipelining Prolog, Kernel, & Epilog phases Automatic.
Class 6 Data and Business MIS 2000 Updated: September 2012.
Viking Pump Flow Manager - Phase 2 Senior Design May
1 EVALUATING INTELLIGENT FLUID AUTOMATION SYSTEMS USING A FLUID NETWORK SIMULATION ENVIRONMENT Ron Esmao - Sr. Applications Engineer, Flowmaster USA.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
What is Oracle Hyperion Planning  Centralized, web- based Budgeting and Planning application  Combines Operational and Financial measures to improve.
R&D In Navy Phased Array Radar Dr. Michael A. Pollock Office of Naval Research, ONR 312 Surface and Aerospace Surveillance National Symposium on Multi-function.
1 of 23 Fouts MAPLD 2005/C117 Synthesis of False Target Radar Images Using a Reconfigurable Computer Dr. Douglas J. Fouts LT Kendrick R. Macklin Daniel.
Into the Future with Portable AT March 2, 2007 Overview of Expansion Chassis Technology.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
Introduction to Computing Systems from bits & gates to C & beyond The Von Neumann Model Basic components Instruction processing.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
October 28, 2002 International Loran Association Development of a Next Generation Transmitter Control System Presented by: Terry YetskoBCO, Inc. George.
Chapter 19 Upgrading and Expanding Your PC. 2Practical PC 5 th Edition Chapter 19 Getting Started In this Chapter, you will learn: − If you can upgrade.
MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.
25 March 2011Ian Brawn1 Potential Enhancements to the XS Trigger Firmware Current Implementation Potential Enhancements –Functional overview –Resource.
Distribution Statement B Unclassified Data Distribution Authorized to 2003 NDIA Conference Members. Additional Requests for this document shall be referred.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
March 2004 At A Glance NASA’s GSFC GMSEC architecture provides a scalable, extensible ground and flight system approach for future missions. Benefits Simplifies.
Rinoy Pazhekattu. Introduction  Most IPs today are designed using component-based design  Each component is its own IP that can be switched out for.
Cmpe 589 Spring 2006 Lecture 2. Software Engineering Definition –A strategy for producing high quality software.
IRIG-106 CHAPTER 7 TELEMETRY DOWNLINK ETTC JUNE 2015 Balázs Bagó Zodiac Data Systems.
Hardware Benchmark Results for An Ultra-High Performance Architecture for Embedded Defense Signal and Image Processing Applications September 29, 2004.
An Open Architecture for an Embedded Signal Processing Subsystem
USC GOVERNMENT ELECTRONIC SYSTEMS L O C K H E E D M A R T I N SLAAC / ECMA Demonstration DARPA Thursday 25 March 1999.
SLAAC Systems Level Applications of Adaptive Computing Delivering ACS Technology to Applications DARPA/ITO Adaptive Computing Systems PI Meeting San Juan,
Delivering the Value of Color Malcolm Hancock Principal Analyst Digital Documents and Imaging Group.
SLAAC / ECMA (Electronic CounterMeasures Analysis) Application of ACS
Basic Elements of Processor ALU Registers Internal data pahs External data paths Control Unit.
WP5 – Wirespeed Photonic Firewall Validation Start M27, finish M41(tbc) CIP now lead Description of Work –Establish test bed suitable to validated the.
Los Alamos National Laboratory Streams-C Maya Gokhale Los Alamos National Laboratory September, 1999.
ROM. ROM functionalities. ROM boards has to provide data format conversion. – Event fragments, from the FE electronics, enter the ROM as serial data stream;
Phased Array Radar Principles
DM® Multi-Window Processor
ATLAS Pre-Production ROD Status SCT Version
Computer Organization and Architecture + Networks
2500 Series® Compact System Components
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Differences in XAP vs. Vortex
2500 Series® Compact System Components
Matlab as a Development Environment for FPGA Design
Presented by: ANDREW COOK, Chief Engineer, CEO
ECEG-3202 Computer Architecture and Organization
Overview of Computer Architecture and Organization
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Cloud Computing LegalRun Solutions Why It’s Right for You!
Presentation transcript:

Naval Electronics & Surveillance Systems AN/SPY-1D(V) ECMA Enhancement Based on Adaptive Computing Systems Technology Rick Pancoast Matt French 7 March 2002

07/27/2001 / AN/SPY-1D(V) / SHK-2 BACKGROUND & DARPA ACS-SLAAC EFFORT

05/18/98 ACS Research Community BYU Sandia UCLA ISI SandiaSAR/ ATR NVL IR ATR NUWC Sonar Beamforming LANL Ultra Wide- Band Coherent RF LANL Multi- dimensional Image Processing Lockheed Martin Applications Challenge Problem Owners SLAAC Developers Electronic Counter- measures Component Developers NAVAL ELECTRONIC & SURVEILLANCE SYSTEMS L O C K H E E D M A R T I N DARPA SLAAC Affiliates System Level Applications of Adaptive Computing

ECMA AN/SPY-1 GSA CABINET (4 BAY) AEGIS CRUISER WITH AN/SPY-1 RADAR ECMA Frame Performs Electronic Counter-Measures Assessment for the AN/SPY-1 Radar on AEGIS Cruisers and Destroyers ECMA Frame Performs Electronic Counter-Measures Assessment for the AN/SPY-1 Radar on AEGIS Cruisers and Destroyers ECMA Frame

Legacy AN/SPY-1 vs. Adaptive Computing-Based ECMA Limitations - Fixed Configuration - Not Adaptable to Changing Threat - Difficult and Costly to Modify - Consumes Entire Frame (10% of DSP) - No Room for Growth Limitations - Fixed Configuration - Not Adaptable to Changing Threat - Difficult and Costly to Modify - Consumes Entire Frame (10% of DSP) - No Room for Growth ECMA AN/SPY-1 GSA CABINET (4 BAY) SLAAC COTS ECMA NEST (6U VME) AMS Wildforce Board Desktop PC SLAAC2 BoardCSPI 2641S Board VME Nest Advantages - Provides Real-Time Reconfiguration For the Current Threat - Provides Adaptability to Future Threats - Easy to Modify (VHDL Modifications) - Partially Populated VME Nest (<50%) - Room for Growth Advantages - Provides Real-Time Reconfiguration For the Current Threat - Provides Adaptability to Future Threats - Easy to Modify (VHDL Modifications) - Partially Populated VME Nest (<50%) - Room for Growth SLAAC1 Board

ECMA Function 1: SPY ECMA Input Data SPY ECMA Output Data SLAAC ECMA Output Data ECMA Function 2: SPY ECMA Input Data SPY ECMA Output Data SLAAC ECMA Output Data DARPA SLAAC/ECMA Demonstration Data ECMA-ACS TI will effectively leverage DARPA SLAAC / ECMA efforts

Benefits of Adaptive Computing Technology for the SPY-1 ECMA Frame SPY ECMA Function 1 ECMA Function 1 Utilizes 0.36% of Module ECMA Function 1 Utilizes 0.36% of Module ECMA Function 2 Utilizes 0.26% of Module ECMA Function 2 Utilizes 0.26% of Module SPY ECMA Function 2 Entire SPY-1 ECMA Frame Electronics Fits Into Half a 6U Module 95% Reduction of the SPY-1 ECMA Subsystem

Future Possible Applications ACS-Based COTS ECMA Processor Data-Dependent Reconfiguration of the ECMA Processor (I.e. Adaptive ECMA - Adapt Processing to the Current Threat) TBMD Counter-Counter Measures Capability Utilize ECMA-ACS for NTW Block I Signal Processor Other SPY-1 Radar Processing Using ACS Use ACS to Replace / Reduce SPY-1 Circuitry (DMS Issues) Rapid (Real-Time) Reconfiguration (RTR)  Utilize ACS to Implement Test Dwell Circuitry  Use ACS to Modify Processing Within the Dwell  Use ACS to Simplify Coherent Sidelobe Cancellation (CSLC) Navy Theater Wide Tactical Ballistic Missile Defense (Block I)  Wider Bandwidth Processing ACS-Based COTS ECMA Processor Data-Dependent Reconfiguration of the ECMA Processor (I.e. Adaptive ECMA - Adapt Processing to the Current Threat) TBMD Counter-Counter Measures Capability Utilize ECMA-ACS for NTW Block I Signal Processor Other SPY-1 Radar Processing Using ACS Use ACS to Replace / Reduce SPY-1 Circuitry (DMS Issues) Rapid (Real-Time) Reconfiguration (RTR)  Utilize ACS to Implement Test Dwell Circuitry  Use ACS to Modify Processing Within the Dwell  Use ACS to Simplify Coherent Sidelobe Cancellation (CSLC) Navy Theater Wide Tactical Ballistic Missile Defense (Block I)  Wider Bandwidth Processing

07/27/2001 / AN/SPY-1D(V) / SHK-9 Technology Concept to Transition to Production Lockheed Martin NE&SS ECMA-ACS Roadmap Technology Transition (Navy PEO-TSC Production ) ECMA Enhancement ECMA - ACS Technology Application (Navy PEO-TSC TI ) Production Technology Development (DARPA ACS ) SLAAC / ECMA

07/27/2001 / AN/SPY-1D(V) / SHK-10 NAVY TECHNOLOGY TRANSITION PROGRAM

07/27/2001 / AN/SPY-1D(V) / SHK-11 ECMA-ACS System Concept 292 Bits AMS Wildstar-A IFI1A Power Supply A IFI2A Spare-A AMS Wildstar-B IFI3B Power Supply B IFI4B Spare-B ECMA-ACS 707 Bits RTD1 Cabinet: IFP1 Frame DBT1 Frame RTD1 Cabinet: IFP1 Frame DBT1 Frame RTD2 Cabinet: IFP2 Frame DBT2 Frame RTD2 Cabinet: IFP2 Frame DBT2 Frame GSA Cabinet: IOB Frame WFG Frame GSA Cabinet: IOB Frame WFG Frame RTD1 Cabinet: DBT1 Frame RTD1 Cabinet: DBT1 Frame RTD2 Cabinet: DBT2 Frame RTD2 Cabinet: DBT2 Frame GSA Cabinet: IOB Frame WFG Frame GSA Cabinet: IOB Frame WFG Frame 6 Slot VME Side A 6 Slot VME Side B

07/27/2001 / AN/SPY-1D(V) / SHK-12 CSEDS Demo Configuration ECMA Frame IFP Frame Actual Output Test Bed Output DBT Frame IOB Frame Compare Results Run ECMA and collect actual output 2. Run ECMA-ACS and collect test bed output 3. Compare output results via Matlab 3 ECMA-ACS Common Stim Inputs

07/27/2001 / AN/SPY-1D(V) / SHK-13 ECMA ENHANCEMENT TEST SETUP

07/27/2001 / AN/SPY-1D(V) / SHK-14 ECMA ENHANCEMENT TEST SETUP

07/27/2001 / AN/SPY-1D(V) / SHK-15 ECMA ENHANCEMENT COTS NEST

07/27/2001 / AN/SPY-1D(V) / SHK-16 ECMA ENHANCEMENT PADDLECARD CONNECTION

07/27/2001 / AN/SPY-1D(V) / SHK-17 ECMA Video ECMA-ACS Enhancement Effectively Performs Legacy ECMA Functions Correctly

07/27/2001 / AN/SPY-1D(V) / SHK-18 Legacy vs. ACS Error ECMA-ACS Enhancement Provides Equivalent or Lower Data Errors

07/27/2001 / AN/SPY-1D(V) / SHK-19 NAVY TRANSITION TO PRODUCTION PROGRAM

07/27/2001 / AN/SPY-1D(V) / SHK-20 ACS - ECMA to the Fleet Lockheed Martin Engineering Has Developed a Plan for SLAAC - ECMA Transition to Production Working With LM Production PMO and Navy Production PO to Transition Into Next AEGIS Production Contract  Will Put FPGA-Based ECMA on DDG (Destroyer) Ships  From Concept to Production in Three Years! Navy AEGIS PMS-400 Program Office is Firmly Behind the Transition Lockheed Martin Engineering Has Developed a Plan for SLAAC - ECMA Transition to Production Working With LM Production PMO and Navy Production PO to Transition Into Next AEGIS Production Contract  Will Put FPGA-Based ECMA on DDG (Destroyer) Ships  From Concept to Production in Three Years! Navy AEGIS PMS-400 Program Office is Firmly Behind the Transition

07/27/2001 / AN/SPY-1D(V) / SHK-21 Custom shock-hardened two- high module format AN/SPY-1D(V) Format Electronic Modules Capture Existing IFI Module Design Develop FPGA-Based Processing Module Frees up space for additional functions (AN/SPY-1 B/D Upgrades, Cruiser Conversion, NTW) Custom shock-hardened two- high module format AN/SPY-1D(V) Format Electronic Modules Capture Existing IFI Module Design Develop FPGA-Based Processing Module Frees up space for additional functions (AN/SPY-1 B/D Upgrades, Cruiser Conversion, NTW) SPY-1 D(V) Frame / Nest Solution for Tactical ECMA This is the Navy’s Preferred Tactical Option (FY’02)

07/27/2001 / AN/SPY-1D(V) / SHK-22 ECMA-Enhancement System Concept With SPY-1 D(V) Signal Processor 292 Bits NIFI1A ECMA-Enhancement 707 Bits RTD1 Cabinet: DP1 Frame TP1 Frame RTD1 Cabinet: DP1 Frame TP1 Frame RTD2 Cabinet: DP2 Frame TP2 Frame RTD2 Cabinet: DP2 Frame TP2 Frame GSA Cabinet: IOB Frame GSA Cabinet: IOB Frame GSA Cabinet: IOB Frame GSA Cabinet: IOB Frame 7 Slot D(V) Side A 7 Slot D(V) Side B IFP Cabinet: IFP1 Frame IFP2 Frame IFP Cabinet: IFP1 Frame IFP2 Frame RTD1 Cabinet: DP1 Frame TP1 Frame RTD1 Cabinet: DP1 Frame TP1 Frame RTD2 Cabinet: DP2 Frame TP2 Frame RTD2 Cabinet: DP2 Frame TP2 Frame NIFI2ANIFI3A GCMA NIFI4A EPICA SPARE NIFI1BNIFI2BNIFI3B GCMB NIFI4B EPICB SPARE

Summary ECMA Upgrade Provides an Equivalent Replacement for SPY-1 ECMA Outputs Parallel Legacy - In Some Cases Providing Less Error FPGA-Based ECMA Upgrade Provides : A Solution to Existing SPY-1 ECMA DMS Issues Lower Recurring Costs for ECMA Production Additional Frame Module Space (95% of a Frame) for Future Upgrades (I/O?) Lower Lifetime Support Costs (Fewer Modules to Support) Simplified FD/FI and ORTS Support - Single Module LRU A Path for Upgrades to Add New Functionality (e.g. Variable STC Curves, Reduced ECMA Dwell Pad Timing, TBMD ECMA Functions, etc.) A Path for Backfit Options - Cruiser Conversion, B/D Upgrade and NTW A Path for Upgrades to Address New Countermeasures Threats Lower Total Ownership Costs Mechanical Solutions Provided for COTS and SPY-1D(V) Formats Qualification Plan Being Worked as Part of FY’02 TI Effort FPGA-Based ECMA Upgrade for DDG is Feasible Developing Tactical SPY-1D(V) Implementation on FY’02 Contract ECMA Upgrade Provides an Equivalent Replacement for SPY-1 ECMA Outputs Parallel Legacy - In Some Cases Providing Less Error FPGA-Based ECMA Upgrade Provides : A Solution to Existing SPY-1 ECMA DMS Issues Lower Recurring Costs for ECMA Production Additional Frame Module Space (95% of a Frame) for Future Upgrades (I/O?) Lower Lifetime Support Costs (Fewer Modules to Support) Simplified FD/FI and ORTS Support - Single Module LRU A Path for Upgrades to Add New Functionality (e.g. Variable STC Curves, Reduced ECMA Dwell Pad Timing, TBMD ECMA Functions, etc.) A Path for Backfit Options - Cruiser Conversion, B/D Upgrade and NTW A Path for Upgrades to Address New Countermeasures Threats Lower Total Ownership Costs Mechanical Solutions Provided for COTS and SPY-1D(V) Formats Qualification Plan Being Worked as Part of FY’02 TI Effort FPGA-Based ECMA Upgrade for DDG is Feasible Developing Tactical SPY-1D(V) Implementation on FY’02 Contract