R ACE A ROUND C ONDITION. The race-around condition (Problem) occurs when both the inputs of JK-Flip-flop are 1. If the width of the clock pulse t P is.

Slides:



Advertisements
Similar presentations
Selected Design Topics. Integrated Circuits Integrated circuit (informally, a chip) is a semiconductor crystal (most often silicon) containing the electronic.
Advertisements

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Chapter 6 -- Introduction to Sequential Devices
Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.
Flip-Flops Basic concepts. 1/50A. Yaicharoen2 Flip-Flops A flip-flop is a bi-stable device: a circuit having 2 stable conditions (0 or 1) 3 classes of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:
1 Kuliah Rangkaian Digital Kuliah 8: Rangkaian Logika Sekuensial Teknik Komputer Universitas Gunadarma.
1 Sequential Systems A combinational system is a system whose outputs depend only upon its current inputs. A sequential system is a system whose outputs.
ReturnNext  Latch : a sequential device that watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.
1 CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops I.
Page 1 Sequential Logic Basic Binary Memory Elements.
Lecture 6 CES 522 Latches and Flip-Flops Jack Ou, Ph.D.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Sequential circuit Digital electronics is classified into combinational logic and sequential logic. In combinational circuit outpus depends only on present.
Chapter 6 –Selected Design Topics Part 2 – Propagation Delay and Timing Logic and Computer Design Fundamentals.
Digital Logic Design Lecture 23. Announcements Homework 8 due Thursday, 11/20 Exam 3 coming up on Tuesday, 11/25.
1 Digital Design: State Machines Timing Behavior Credits : Slides adapted from: J.F. Wakerly, Digital Design, 4/e, Prentice Hall, 2006 C.H. Roth, Fundamentals.
ECE 331 – Digital System Design Flip-Flops and Registers (Lecture #18) The slides included herein were taken from the materials accompanying Fundamentals.
Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.
Sequential Logic 1  Combinational logic:  Compute a function all at one time  Fast/expensive  e.g. combinational multiplier  Sequential logic:  Compute.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.
Flip-Flops and Related Devices
Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.
What is shift register? A shift register is a digital memory circuit found in calculators, computers, and data-processing systems. Bits (binary digits)
Chapter 3: Sequential Logic Circuit EKT 121 / 4 ELEKTRONIK DIGIT 1.
Electronic Counters.
Design of Counters ..
Asynchronous Counters
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Counter Section 6.3.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
1 CSE370, Lecture 16 Lecture 19 u Logistics n HW5 is due today (full credit today, 20% off Monday 10:29am, Solutions up Monday 10:30am) n HW6 is due Wednesday.
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
Astable: Having no stable state. An astable multivibrator oscillates between two quasistable states. Asynchronous Having no fixed time relationship Bistable.
EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.
Introduction to Sequential Logic Design Flip-flops.
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.
Introduction to Sequential Logic Design Flip-flops.
D Latch Delay (D) latch:a) logic symbolb) NAND implementationc) NOR implementation.
CS 151: Digital Design Chapter 5: Sequential Circuits 5-3: Flip-Flops II.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Counters - I. Outline  Introduction: Counters  Asynchronous (Ripple) Counters  Asynchronous Counters with MOD number < 2 n  Asynchronous Down Counters.
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 WEEK #12 LATCHES & FLIP-FLOPS.
JK Flip-Flop. JK Flip-flop The most versatile of the flip-flops Has two data inputs (J and K) Do not have an undefined state like SR flip-flops – When.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
1 Digital Fundamentals Chapter 8 Flip-Flops and Related Devices Resource: CYU / CSIE / Yu-Hua Lee / Not made by Engr. Umar Talha,
Flip Flop Chapter 15 Subject: Digital System Year: 2009.
ECE C03 Lecture 81 Lecture 8 Memory Elements and Clocking Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
1 COMP541 Sequential Circuits Montek Singh Feb 1, 2007.
Digital Electronics and Computer Interfacing Tim Mewes 3. Digital Electronics.
EKT 121 / 4 ELEKTRONIK DIGIT I
Synchronous Sequential Circuits by Dr. Amin Danial Asham.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
 Flip-flops are digital logic circuits that can be in one of two states.  Flip-flops maintain their state indefinitely until an input pulse called a.
A latch is a temporary storage device that has two stable states (bistable). It is a basic form of memory. The S-R (Set-Reset) latch is the most basic.
Modular sequential logic Use latches, flip-flops and combinational logic –Flip-flops usually grouped to form a register Shift registers –n bits {x n …x.
Lecture No. 23 Sequential Logic. Digital Logic & Design Dr. Waseem Ikram Lecture No. 23.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 13 Edge-Triggered FF Operation.
Sequential Logic Circuit Design Eng.Maha Alqubali.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 26.
CS1104 – Computer Organization Aaron Tan Tuck Choy School of Computing National University.
Digital Logic & Design Dr. Waseem Ikram Lecture No. 25.
FLIP FLOPS.
FLIP-FLOP. The basic memory circuit is known as Flip-flop. OR It is a bistable sequential circuit which has two stable state (set & reset) and can be.
deeksha…… JK FLIPFLOP.
Presentation transcript:

R ACE A ROUND C ONDITION

The race-around condition (Problem) occurs when both the inputs of JK-Flip-flop are 1. If the width of the clock pulse t P is too long, the state of the flip-flop will keep on changing from 0 to 1, 1 to 0, 0 to 1 and so on, and at the end of the clock pulse, its state will be uncertain. This phenomenon is called the r ece around condition. So in order to study race around condition, we have to clear some terms related to clock pulse. So let’s start with clock pulse.

C LOCK P ULSE tPtP t PLH t PHL Now t PLH = t PHL = ∆ t (Propagation delay time)

R ACE A ROUND C ONDITION The race around condition occurs if t P >> ∆ t. How we can avoid race-around condition? We can avoid race around condition by the following way. 1. If t P < ∆ t. 2. By using edge triggering flip-flop. 3. By using Master-Slave JK Flip-flop.