Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments.

Slides:



Advertisements
Similar presentations
MIP-based Detailed Placer for Mixed-size Circuits Shuai Li, Cheng-Kok Koh ECE, Purdue University {li263,
Advertisements

L30: Partitioning 성균관대학교 조 준 동 교수
OCV-Aware Top-Level Clock Tree Optimization
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Optimization of Linear Placements for Wirelength Minimization with Free Sites A. B. Kahng, P. Tucker, A. Zelikovsky (UCLA & UCSD) Supported by grants from.
X-Architecture Placement Based on Effective Wire Models Tung-Chieh Chen, Yi-Lin Chuang, and Yao-Wen Chang Graduate Institute of Electronics Engineering.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
ICCV 2007 tutorial Part III Message-passing algorithms for energy minimization Vladimir Kolmogorov University College London.
Consistent Placement of Macro-Blocks Using Floorplanning and Standard-Cell Placement Saurabh Adya Igor Markov (University of Michigan)
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
A Clustering Utility Based Approach for S. Areibi, M. Thompson, A. Vannelli uoguelph.ca September 2001 School of Engineering ASIC Design 14th.
Easy Optimization Problems, Relaxation, Local Processing for a single variable.
Intrinsic Shortest Path Length: A New, Accurate A Priori Wirelength Estimator Andrew B. KahngSherief Reda VLSI CAD Laboratory.
APLACE: A General and Extensible Large-Scale Placer Andrew B. KahngSherief Reda Qinke Wang VLSICAD lab University of CA, San Diego.
Hardness Results for Problems P: Class of “easy to solve” problems Absolute hardness results Relative hardness results –Reduction technique.
Evaluation of Placement Techniques for DNA Probe Array Layout Andrew B. Kahng 1 Ion I. Mandoiu 2 Sherief Reda 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department,
Boosting: Min-Cut Placement with Improved Signal Delay Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
On Mismatches Between Incremental Optimizers and Instance Perturbation in Physical Design Tools Andrew B. Kahng and Stefanus Mantik UCSD CSE & ECE Depts.,
Faster SAT and Smaller BDDs via Common Function Structure Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah University of Michigan.
Reticle Floorplanning With Guaranteed Yield for Multi-Project Wafers Andrew B. Kahng ECE and CSE Dept. University of California San Diego Sherief Reda.
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Local Unidirectional Bias for Smooth Cutsize-delay Tradeoff in Performance-driven Partitioning Andrew B. Kahng and Xu Xu UCSD CSE and ECE Depts. Work supported.
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Reconfigurable Computing (EN2911X, Fall07)
Placement Feedback: A Concept and Method for Better Min-Cut Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La.
On Legalization of Row-Based Placements Andrew B. KahngSherief Reda CSE & ECE Departments University of CA, San Diego La Jolla, CA 92093
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Measurement of Inherent Noise in EDA Tools Andrew B. Kahng* and Stefanus Mantik * UCSD CSE and ECE Departments, La Jolla, CA UCLA CS Department, Los Angeles,
Computational Complexity, Physical Mapping III + Perl CIS 667 March 4, 2004.
Computational Complexity of Approximate Area Minimization in Channel Routing PRESENTED BY: S. A. AHSAN RAJON Department of Computer Science and Engineering,
1 A Tale of Two Nets: Studies in Wirelength Progression in Physical Design Andrew B. Kahng Sherief Reda CSE Department University of CA, San Diego.
Can Recursive Bisection Alone Produce Routable Placements? Andrew E. Caldwell Andrew B. Kahng Igor L. Markov Supported by Cadence.
Preference Analysis Joachim Giesen and Eva Schuberth May 24, 2006.
Accurate Pseudo-Constructive Wirelength and Congestion Estimation Andrew B. Kahng, UCSD CSE and ECE Depts., La Jolla Xu Xu, UCSD CSE Dept., La Jolla Supported.
Data Flow Analysis Compiler Design Nov. 8, 2005.
Optimality Study of Logic Synthesis for LUT-Based FPGAs Jason Cong and Kirill Minkovich VLSI CAD Lab Computer Science Department University of California,
Joanna Ellis-Monaghan, St. Michaels College Paul Gutwin, Principal Technical Account Manager, Cadence.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 FLUTE: Fast Lookup Table Based RSMT Algorithm.
MASSOUD PEDRAM UNIVERSITY OF SOUTHERN CALIFORNIA Interconnect Length Estimation in VLSI Designs: A Retrospective.
Kernel Bounds for Structural Parameterizations of Pathwidth Bart M. P. Jansen Joint work with Hans L. Bodlaender & Stefan Kratsch July 6th 2012, SWAT 2012,
Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
March 20, 2007 ISPD An Effective Clustering Algorithm for Mixed-size Placement Jianhua Li, Laleh Behjat, and Jie Huang Jianhua Li, Laleh Behjat,
Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement Jarrod A. Roy, James F. Lu and Igor L. Markov University of Michigan Ann.
Improved Cut Sequences for Partitioning Based Placement Mehmet Can YILDIZ and Patrick H. Madden State University of New York at BinghamtonComputer Science.
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Jason Cong‡†, Guojie Luo*†, Kalliopi Tsota‡, and Bingjun Xiao‡ ‡Computer Science Department, University of California, Los Angeles, USA *School of Electrical.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
NP-COMPLETE PROBLEMS. Admin  Two more assignments…  No office hours on tomorrow.
Optimality, Scalability and Stability study of Partitioning and Placement Algorithms Jason Cong, Michail Romesis, Min Xie UCLA Computer Science Department.
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
Computing Branchwidth via Efficient Triangulations and Blocks Authors: F.V. Fomin, F. Mazoit, I. Todinca Presented by: Elif Kolotoglu, ISE, Texas A&M University.
Outline Motivation and Contributions Related Works ILP Formulation
Effective Linear Programming-Based Placement Techniques Sherief Reda UC San Diego Amit Chowdhary Intel Corporation.
Hypergraph Partitioning With Fixed Vertices Andrew E. Caldwell, Andrew B. Kahng and Igor L. Markov UCLA Computer Science Department
New Characterizations in Turnstile Streams with Applications
Delay Optimization using SOP Balancing
Revisiting and Bounding the Benefit From 3D Integration
APLACE: A General and Extensible Large-Scale Placer
Analysis and design of algorithm
Bart M. P. Jansen June 3rd 2016, Algorithms for Optimization Problems
Chapter 11 Limitations of Algorithm Power
Delay Optimization using SOP Balancing
Fast Min-Register Retiming Through Binary Max-Flow
Reconfigurable Computing (EN2911X, Fall07)
FLUTE: Fast Lookup Table Based RSMT Algorithm for VLSI Design
Presentation transcript:

Placer Suboptimality Evaluation Using Zero-Change Transformations Andrew B. Kahng Sherief Reda VLSI CAD lab UCSD ECE and CSE Departments

Outline  The placement benchmarking problem  Zero-change netlist transformation definition  Using zero-change to quantify placer suboptimality  Zero-change netlist transformations: 1.Hyperedge cardinality increase 2.Hyperedge decomposition 3.Edge substitution  Impact on netlist characteristics  Experimental results and conclusions

Placement Problem Fact Slide optimal (unknown) suboptimal Suboptimality gap (?) HPWL  NP-hard  Optimal placements can only be found for few components  No approximation algorithms unless P = NP [Sahni76]  must rely on heuristic algorithms Placement Problem Facts: Placement Problem: Given a netlist (hypergraph), find a non-overlapping arrangement for the components of the netlist on the layout area such that the total Half-Perimeter WireLength (HPWL) is minimized.

Suboptimality Evaluation Approaches optimal (unknown) suboptimal Suboptimality gap HPWL lower bound 1. Compute lower bounds [Donath68] Our method belongs to the second approach of pre-calculated values pre- calculated 2. Compute pre-calculated HPWL values:  Scaling [HagenHK95]  Instances with known optimal HPWL (PEKO) [Cong et al. - method attributed to Boese]  Instances with known HPWL (PEKU) [Cong et al.]

Zero-Change Transformations hypergraph H 1 =(V, E 1 ) placement  1 Zero-Change Transformation hypergraph H 2 =(V, E 2 ) A zero-change transformation has two properties:  Quiescency property: for the given placement  1 : L(H 1,  1 ) = L(H 2,  1 ) HPWL Calculator hypergraph H 1 placement  1 HPWL Calculator hypergraph H 2 placement  1 L1L1 L1L1 = Quiescency propertyHardness property HPWL Calculator hypergraph H 1 placement  k HPWL Calculator hypergraph H 2 placement  k L2L2 L3L3   Hardness property: for any other placement  k : L(H 1,  k )  L(H 2,  k )

Zero-Change Transformations Impact Placements H 1 HPWL placement  1 hypergraph H 1 =(V, E 1 ) Zero-Change Transformation hypergraph H 2 =(V, E 2 ) 11 Optimal H 1 Lemma 1: If H 2 is obtained from H 1 via zero-change transformations then the optimal placement HPWL of H 2 is no less than that of H 1 Optimal H 2 H 2 HPWL

Suboptimality Evaluation Using Zero- Change Transformations HPWL Calculator Placer P netlist H 1 L1L1 zero-change transformations netlist H 2 HPWL Calculator L1L1  L 1 is a pre-calculated HPWL value placement  1 Placer P HPWL Calculator L2L2  Key question: how much L 2 is different from L 1 ?

Suboptimality Evaluation Using Zero- Change Transformations H 1 optimal (unknown) H 1 suboptimal H 2 optimal (unknown) Suboptimality gap HPWL Effectively, zero-change transformations gives us a lower bound on the suboptimality gap of H 2 H 2 suboptimal (H 2 ) hypergraph H 1 =(V, E 1 ) placement  1 Zero-Change Transformation hypergraph H 2 =(V, E 2 )

Composability of Zero-Change Transformations H 1 optimal (unknown) suboptimal  What is the effect of applying k consecutive zero-change transformations? Still a zero-change transformation. H 2 optimal (unknown) H 3 optimal (unknown) H2H2 H3H3 H1H1 HkHk H k optimal (unknown) suboptimal H k Suboptimality gap

Zero-Change Netlist Transformations 1.Hyperedge Cardinality Increase  Increases the cardinality of hyperedges  Keeps the number of hyperedges constant 2.Hyperedge Decomposition  Increases the number of hyperedges  Decreases the cardinality of individual hyperedges 3.Edge Substitution  Increases the number of edges  Does not change the number of hyperedges

Hyperedge Cardinality Increase  Augment a hyperedge with a existing node within its bounding box if possible A B C D Placement  1 E A B C D = A B C D Placement  k E E A B C D 

Hyperedge Decomposition  Given a placement  1, decompose a hyperedge e if possible into two hyperedges e 1 and e 2 such that HPWL of e = HPWL of e 1 + HPWL of e 2 B A C D E F H G I Placement  1

Hyperedge Decomposition  In any other placement  k there are only three possibilities: Max(HPWL e 1, HPWL e 2 )  HPWL of e (e 1  e 2 )  HPWL of e 1 + HPWL of e 2 e1e1 e2e2 e Contained e2e2 e1e1 e Overlapping e1e1 e2e2 e Touching

Edge Substitution  Take an edge and substitute with two edges by using an additional existing node within the edge’s bounding box Placement  1 B Rectilinear dist between A and B  Rectilinear dist between A and C + Rectilinear dist between C and B A C Placement  k A B C

Effect of Transformations on Basic Netlist Characteristics Transformation/ Effect Change in #Hyperedges Change in #Total Pin Count Hyperedge Cardinality Increase 0+1 Hyperedge Decomposition +1 Edge Substitution+1+2  We consider two basic characteristics: (1) total number of hyperedges and (2) total pin count  We want to consider a zero-change transformations flow that preserves these two characteristics as a sort of realism

Netlist Characteristics Preserving Transformations netlist H 1 ’ HPWL Calculator Placer P L1L1 HPWL Calculator L1L1 Placer P HPWL Calculator L2L2 zero-change transformations netlist H 2 Preprocess netlist H 1  Preprocess the netlist such that: amount of reduction in characteristics = amount of increase due to zero-change transformations

Experimental Testbed Tools:  Capo (version 9.0)  FengShui (version 2.6)  Dragon (version 3.01)  mPL (version 4.0) Benchmarks:  IBM (version 1): variable width cells HPWL evaluators:  center-to-center

Results: Hyperedge Cardinality Increase  Suboptimality deviation due to 20% increase in total pin cardinality  Results are normalized with respect to each placement’s original HPWL  Poor handling of hyperedges probable cause for HPWL increase.  More work on terminal propagation or hyperedge to clique/tree conversion can lead to substantial improvement

Hyperedge Cardinality Increase  Results on the ibm01 benchmark. CapoDragonFengShuimPL

Results: Edge Substitution  Suboptimality deviation due to 10% edge substitutions.  Results are normalized with respect to each placement’s original HPWL.  Edge substitution increases # edges at no effect on hyperedge cardinality  exemplifies the adverse impact of top-down sequential optimization  large amount of suboptimality with respect to edge substitution

Edge Substitution  Results on the ibm01 benchmark. CapoDragonFengShuimPL

Results: Hyperedge Decomposition  Suboptimality deviation due to hyperedge decomposition  Results are normalized with respect to each placement’s original HPWL  Hyperedge decomposition transformation  potentially reduce the HPWL (from reduction in cardinality)  increase the HPWL (from increase in #hyperedges)  perhaps by tuning, the results of placers can improve

Results: Hybrid Transformations  Suboptimality deviation due to 5% hyperedge cardinality increase + 5% hyperedge decomposition + 5% edge substitutions  Results are normalized with respect to each placement’s original HPWL

Results: Preserving Characteristics  Transformed netlists have the same amount of nets and total cardinality as original nets  Netlists are preprocessed to reduce total cardinality and number of hyperedges by 10% then zero-change transformations follow  The suboptimal behavior of placers in response to zero-change transformations is not an artifact of the increase in netlist characteristics

Conclusions  Zero-change transformations yield useful suboptimality information using arbitrary benchmarks and placers  Create similar instances around a given instance to allow effective placer tuning  Given a netlist and a placement, can produce new netlist(s): (1) New HPWL = original HPWL on the given placement (2) New HPWL  original HPWL on any other placement  New Optimal HPWL  Original Optimal HPWL  Three transformations: hyperedge cardinality, hyperedge decomposition and edge substitution  Lower bounds on the deviation from the optimal HPWL value  Embed zero-change transformations in a flow that preserves basic netlist characteristics  Extensive empirical results showing suboptimality results

Thank You

Netlist Transformation Classification HardEasy Exact Non-dominating Four output classes of netlist transformations:  Hard: For any given placement  k : HPWL of H 2  H 1  Easy: For any given placement  k : HPWL of H 2  H 1  Exact: For any given placement  k : HPWL of H 2 = H 1  Non-dominating: we can find two placements  1 and  2 such that HWPL of H 2 > H 1 on  1 and H 2 < H 1 on  2  The outcome H 2 of a netlist transformation on H 1 can belong to one of possible four classes

RMST/RSMT benchmarking  Suboptimality deviation with respect to RMST/RSMT.  Results are normalized with respect to each placement’s original RMST.

Netlist Transformations Procedure  Many sources for ties:  which hyperedge to augment/decompose/substitute?  which node to use in augmentation/decomposition/substitution? Input: A hypergraph H 1 (V, E 1 ) Output: A hypergraph H 2 (V, E 2 ) 1.E 2  E 1 2.sort hyperedges E 1 descending using their HPWL 3.for each hyperedge e  E 1 in order: 2.1 find the set of nodes S that can be used for augmentation/decomposition/substitution 2.2 identify the node v  S that has the least degree 2.3 use v to augment/decompose/substitute e 4. return H 2 (V, E 2 )

Hyperedge Decomposition  Results on the ibm01 benchmark. CapoDragonFengShuimPL