DARPA Assessing Parameter and Model Sensitivities of Cycle-Time Predictions Using GTX u Abstract The GTX (GSRC Technology Extrapolation) system serves.

Slides:



Advertisements
Similar presentations
GTX: The MARCO GSRC Technology Extrapolation System A. Caldwell, Y. Cao, A. B. Kahng, F. Koushanfar, H. Lu, I. Markov, M. Oliver, D. Stroobandt and D.
Advertisements

OCV-Aware Top-Level Clock Tree Optimization
© imec Interconnect Width Selection for Deep Submicron Designs using the Table Lookup Method Mandeep Bamal*, Evelyn Grossar*, Michele Stucchi and.
June 6, Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits Tomasz S. Czajkowski and Stephen D. Brown Department of Electrical.
Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.
Ch.3 Overview of Standard Cell Design
Chop-SPICE: An Efficient SPICE Simulation Technique For Buffered RC Trees Myung-Chul Kim, Dong-Jin Lee and Igor L. Markov Dept. of EECS, University of.
High-Level Constructors and Estimators Majid Sarrafzadeh and Jason Cong Computer Science Department
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 11: Logical Effort (1/2) Prof. Sherief Reda Division of Engineering, Brown.
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
From Compaq, ASP- DAC00. Power Consumption Power consumption is on the rise due to: - Higher integration levels (more devices & wires) - Rising clock.
Chung-Kuan Cheng†, Andrew B. Kahng†‡,
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.
Parameters System attributes or variables Example of ASCII parameter grammar #parameter dl_chip #parameter dl_chip #type double #type double #units {m}
DARPA GTX: The GSRC Technology Extra- polation System, “A Living Roadmap” A. Caldwell, A. B. Kahng, F. Koushanfar, H. Lu, I. Markov, M. Oliver and D. Stroobandt.
ITRS-2001 Design ITWG Plan December 6, 2000 Bill Joyner, SRC/IBM.
1 Application Specific Integrated Circuits. 2 What is an ASIC? An application-specific integrated circuit (ASIC) is an integrated circuit (IC) customized.
A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools.
Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.
Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.
1 Ground Truths MARCO GSRC Workshop September 24, 1999.
DARPA Calibrating Achievable Design Jason Cong, Wayne Dai, Andrew B. Kahng, Kurt Keutzer and Wojciech Maly.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
DELAY INSERTION METHOD IN CLOCK SKEW SCHEDULING BARIS TASKIN and IVAN S. KOURTEV ISPD 2005 High Performance Integrated Circuit Design Lab. Department of.
EZ-COURSEWARE State-of-the-Art Teaching Tools From AMS Teaching Tomorrow’s Technology Today.
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
Power Reduction for FPGA using Multiple Vdd/Vth
UC San Diego / VLSI CAD Laboratory Toward Quantifying the IC Design Value of Interconnect Technology Improvement Tuck-Boon Chan, Andrew B. Kahng, Jiajia.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Static Timing Analysis and Gate Sizing.
LOPASS: A Low Power Architectural Synthesis for FPGAs with Interconnect Estimation and Optimization Harikrishnan K.C. University of Massachusetts Amherst.
Horizontal Benchmark Extension for Improved Assessment of Physical CAD Research Andrew B. Kahng, Hyein Lee and Jiajia Li UC San Diego VLSI CAD Laboratory.
A NEW ECO TECHNOLOGY FOR FUNCTIONAL CHANGES AND REMOVING TIMING VIOLATIONS Jui-Hung Hung, Yao-Kai Yeh,Yung-Sheng Tseng and Tsai-Ming Hsieh Dept. of Information.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.
Optimal digital circuit design Mohammad Sharifkhani.
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
DARPA GTX: The MARCO GSRC Technology Extrapolation System Abstract Technology extrapolation -- i.e., the calibration and prediction of achievable Technology.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
The Volcano Optimizer Generator Extensibility and Efficient Search.
Eyecharts: Constructive Benchmarking of Gate Sizing Heuristics Puneet Gupta, University of California, Los Angeles Andrew B. Kahng, University of California,
CHAPTER 8 Developing Hard Macros The topics are: Overview Hard macro design issues Hard macro design process Physical design for hard macros Block integration.
Software Architecture Evaluation Methodologies Presented By: Anthony Register.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 19, 2005 VLSI Scaling.
1 Carnegie Mellon University Center for Silicon System Implementation An Architectural Exploration of Via Patterned Gate Arrays Chetan Patel, Anthony Cozzie,
March 28, Glitch Reduction for Altera Stratix II devices Tomasz S. Czajkowski PhD Candidate University of Toronto Supervisor: Professor Stephen D.
Caltech CS184 Winter DeHon 1 CS184a: Computer Architecture (Structure and Organization) Day 6: January 22, 2003 VLSI Scaling.
-1- UC San Diego / VLSI CAD Laboratory Optimization of Overdrive Signoff Tuck-Boon Chan, Andrew B. Kahng, Jiajia Li and Siddhartha Nath Tuck-Boon Chan,
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Urban Planning Group Implementation of a Model of Dynamic Activity- Travel Rescheduling Decisions: An Agent-Based Micro-Simulation Framework Theo Arentze,
DUSD(Labs) GSRC Calibrating Achievable Design 11/02.
PROCEED: Pareto Optimization-based Circuit-level Evaluation Methodology for Emerging Devices Shaodi Wang, Andrew Pan, Chi-On Chui and Puneet Gupta Department.
14 February, 2004SLIP, 2004 Self-Consistent Power/Performance/Reliability Analysis for Copper Interconnects Bipin Rajendran, Pawan Kapur, Krishna C. Saraswat.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
Time-borrowing platform in the Xilinx UltraScale+ family of FPGAs and MPSoCs Ilya Ganusov, Benjamin Devlin.
The Interconnect Delay Bottleneck.
Calibrating Achievable Design
Revisiting and Bounding the Benefit From 3D Integration
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Timing Analysis 11/21/2018.
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
A High Performance SoC: PkunityTM
Puneet Gupta1 , Andrew B. Kahng1 , Youngmin Kim2, Dennis Sylvester2
Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

DARPA Assessing Parameter and Model Sensitivities of Cycle-Time Predictions Using GTX u Abstract The GTX (GSRC Technology Extrapolation) system serves as a flexible platform for integration and comparison of various studies, aimed at calibrating and predicting achievable design in future technology generations. The flexibility of GTX makes it particularly useful for development of new studies that model particular aspects of design and technology, and emulation, comparison, and evaluation of various technology extrapolation methods. In this poster, we highlight the ability of GTX to evaluate the sensitivity of existing (or newly developed) estimation methods to their input parameters and to their implicit modeling choices. We integrate three highly influential cycle-time models within GTX and compare the clock frequencies that result when primary input parameters are common to all models. The models' sensitivities to input parameter changes (parameter sensitivity) as well as to changes in the components of the estimation model (model sensitivity) are evaluated next. Our results reveal a surprisingly high level of uncertainty inherent in predictions of future CPU timing. In particular, existing cycle time models are extremely sensitive to both modeling choices and to changes in device parameters. u GTX: The GSRC Technology Extrapolation System s s Evaluates the impact of both design and process technology on achievable design and associated design problems. s s Sets new requirements for CAD tools and methodologies. s s Allows easy integration, evaluation and comparison of several technology extrapolation efforts. s s Is based on the concepts of t t “parameters” (technology description) t t “rules” (derivation methods) t t “rule chains” (inference chain) t t a “derivation engine” (executes rule chain) t t a “GUI” (represents results, provides user interaction) u Sensitivity Analyses s s Goal t t Investigate sensitivity of existing cycle-time prediction models t t Evaluate roadmapping efforts s s Types of sensitivity t t Parameter sensitivity: influence of changes in the primary input parameters t t Model (rule) sensitivity: influence of changes in the estimation model itself u Experimental setup s s Integration of three highly influential cycle-time models within GTX t t SUSPENS (Stanford University System Performance Simulator) t t BACPAC (Berkeley Advanced Chip Performance Calculator) t t Model of Fisher and Nesbitt which provides cycle-time values for the current SIA ITRS roadmap s s Implementation of some extensions and optimizations t t Takahashi’s extension to SUSPENS to introduce clock slew calculations t t Optimizations for wire sizing and buffer sizing from IPEM (Interconnect Performance Estimation Models, Jason Cong, UCLA) s s GTX successfully duplicates original results s s Additional requirements for maximal interoperability of rules t t Same granularity in all models, preferably as low as possible (may have to split some rules) t t Uniform parameter names: naming convention! t t Conversion rules sometimes necessary (vector to single values) s s Three different experiments t t For the same primary inputs, compare the results for different models (model sensitivity). t t For each model, change the input parameters by +/- 10%, note the difference in the resulting clock frequency (parameter sensitivity). t t For each rule in a model, replace one rule by a rule from another model that computes the same parameter and record the difference in clock frequency (model sensitivity). u Model sensitivity of cycle-time predictions s s Common primary input (PI) parameter base for all models (250nm technology, mainly follows default parameter values of BACPAC) s s Expect similar results for all models s s Obtain very different results for SUSPENS and rather close results for BACPAC and Fisher (see table) u Parameter Sensitivity of cycle-time predictions s s Change of a single input parameter value by subtracting/adding 10% of its value, and computation of the resulting clock frequency s s Simultaneous changes of various parameters (in subsets of up to 7 parameters) t t BACPAC is most robust model (may not be the best!) t t SUSPENS is very sensitive to parameter changes u Sensitivity to rules of other models (model sensitivity) s s Replacement of one rule of BACPAC / Fisher with a rule (or a set of rules) from another model t t BACPAC and Fisher are comparable except for a few rules t t Fisher model shows more variation than BACPAC t t Differences are larger for local than for global delay t t Example for the BACPAC rule chain (see figure) s s Assessment of the effects of clock skew (Takahashi) and leading-edge interconnect optimizations via IPEM with wire sizing, with driver and wire sizing, and with buffer insertion and wire sizing u Conclusions s s We evaluated the model sensitivity and parameter sensitivity of current cycle-time models s s These analyses reveal surprising levels of uncertainty and sensitivity to modeling choices in the technology extrapolations that drive roadmapping and R&D investment Andrew B. Kahng, Farinaz Koushanfar, Hua Lu, Dirk Stroobandt ModelLogic stage delay (ps)Global delay (ps)Clock frequency (MHz) BACPAC Fisher SUSPENS665(not modeled)1505 ModelVery sensitive (>10%) toRather insensitive (<5%) to SUSPENS Rent exponent (41%!) Track utilization factor (routing efficiency) Wiring pitch on layers Dielectric constant (0.2%) Input capacitance of a minimum sized device Logic depth On-resistance of a minimum sized device BACPAC Logic depth (12%) Supply voltage (7%) Everything else Fisher Fanout per gate (25%)* Supply voltage Everything else * For variations from 3 to 1 and 2