May 17, 20002 Track 1 May 17, 20003 USB Bus Analyzers Brian Leete

Slides:



Advertisements
Similar presentations
HARDWARE Rashedul Hasan..
Advertisements

Performance Testing - Kanwalpreet Singh.
THS3000 Product Introduction Market Dynamics  Customers require more flexible solutions  Many test solutions are driven by both measurement needs.
ArbStudio Arbitrary Waveform Generators. ArbStudio Highlights  ArbStudio allows LeCroy to enter the signal generator market at the sub 5,000 € price.
1 Chapter 7 Intrusion Detection. 2 Objectives In this chapter, you will: Understand intrusion detection benefits and problems Learn about network intrusion.
Chapter 10 – Digital System Projects Using HDL Copyright © 2011, 2007, 2004, 2001, 1998 by Pearson Education, Inc. Upper Saddle River, New Jersey
Chapter 19: Network Management Business Data Communications, 4e.
Chapter 9 Designing Systems for Diverse Environments.
FuturePlus ® Systems Corporation Power Tools For Bus Analysis.
Feng-Xiang Huang A Low-Cost SOC Debug Platform Based on On-Chip Test Architectures.
MCT260-Operating Systems I Operating Systems I Introduction to Operating Systems.
Design and Development of High Performance PC Based Logic Analyzer MSc Project by Rab Nawaz Advisor: Dr. Shahid Masud.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
MSIS 110: Introduction to Computers; Instructor: S. Mathiyalakan1 Systems Investigation and Analysis Chapter 12.
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
Storage Networking Technologies and Virtualization Section 2 DAS and Introduction to SCSI1.
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
Ravi Sankar Technology Evangelist | Microsoft Corporation
Network Topologies.
{ Networking High School Computer Application. What is a network? A system containing any combination of computers, computer terminals, printers, audio.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
Mobile Handset Hardware Architecture
May 8, The EASY Way to Create I/O Devices John Hyde Intel Corporation intel.com.
October 10, USB 2.0 Hub Testing Dan Froelich Intel.
Networking Components
October 10, Enabling USB 2.0 Peripherals Brad Hosler USB Engineering Manager Intel Corporation.
Securing Legacy Software SoBeNet User group meeting 25/06/2004.
USB host for web camera connection
Waveform 2.1 Basic Digital Waveforms 2 Measurement Paul Godin Updated October 2009.
Module 10 Configuring and Managing Storage Technologies.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
Section 11.1 Identify customer requirements Recommend appropriate network topologies Gather data about existing equipment and software Section 11.2 Demonstrate.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
1 GAIA VoIP traffic generator and analyzer Presentation by Amrut Bang Ashish Deshpande Vijay Gabale Santosh Patil Sponsored by GS Lab Pvt. Ltd Pune Institute.
Input/OUTPUT [I/O Module structure].
Protocol Architectures. Simple Protocol Architecture Not an actual architecture, but a model for how they work Similar to “pseudocode,” used for teaching.
Universal Serial Bus - USB Historical Perspective The Universal Serial Bus was originally developed in 1995 by a group of industry.
Live Action First Person Shooter Game Patrick Judd Ian Katsuno Bao Le.
August 01, 2008 Performance Modeling John Meisenbacher, MasterCard Worldwide.
WaveSurfer 3000 Oscilloscopes Public Release – July 1 st, 2014.
1 Introduction to Database Systems. 2 Database and Database System / A database is a shared collection of logically related data designed to meet the.
This is an overview of sophisticated configuration tools for online selling processes of network solutions. The tools address a very wide range of design.
Module 10: Monitoring ISA Server Overview Monitoring Overview Configuring Alerts Configuring Session Monitoring Configuring Logging Configuring.
Department of Electrical and Computer Engineering The Tektronix MSO4000 series of oscilloscopes are mixed-signal oscilloscopes that contain both digital.
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
Digital Design and Computer Architecture Dr. Robert D. Kent LT Ext Lecture 1 Introduction.
Topics of presentation
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
MSO/DPO2000 Series Oscilloscopes Fact Sheet Feature-rich tools for mixed-signal debug Features Featuring:  100 MHz and 200 MHz models  2 or 4 analog.
Improving Networks Worldwide. UNH InterOperability Lab Serial Attached SCSI (SAS) Testing.
Input/Output Computer component : Input/Output I/O Modules External Devices I/O Modules Function and Structure I/O Operation Techniques I/O Channels and.
Enhanced Storage Architecture
October 11, Getting the Most Out of Your USB Bus/Protocol Analyzer Michael Pasumansky CATC.
NETWORKING COMPONENTS Buddy Steele Assignment 3, Part 1 CECS-5460: Summer 2014.
NETWORKING FUNDAMENTALS. Network+ Guide to Networks, 4e2.
© 2000 Morgan Kaufman Overheads for Computers as Components Host/target design  Use a host system to prepare software for target system: target system.
IT3002 Computer Architecture
May 16, USB 2.0 Peripheral Enabling / PDKs Brad Hosler USB Engineering Manager Intel Corporation.
Introduction to Computer Programming using Fortran 77.
FUNCTIONS OF THE COMPUTER.  A programmable machine that performs high-speed processing of numbers, as well as of text, graphics, symbols, and sound.
COMPUTER NETWORKS CS610 Lecture-11 Hammad Khalid Khan.
Chapter 12: Architecture
Advanced Troubleshooting with Cisco Prime NAM-3: Use Case
Computer Fundamentals
Chapter 12: Physical Architecture Layer Design
Presentation transcript:

May 17, Track 1

May 17, USB Bus Analyzers Brian Leete

May 17, Introduction w General Architectures w Predominate Features Available Today – With examples w Overall impressions of USB2.0 Test Tools w List of Players and Contact Info w Disclaimers

May 17, Dedicated Vs. General Purpose Solutions + Typically Simple HW Setup + Targeted Software + Single Vendor for all components – Economies of scale may not have kicked in – Not configurable beyond design specifications Dedicated Solutions

May 17, Dedicated Vs. General Purpose Solutions + Small Cost if you already have the Logic Analyzer + Over-design of Analyzer offset by Economies of Scale + You get to keep the Analyzer! + Logic Analyzer provides additional complex triggering capabilities + Tighter integration with other tools, other busses, Multiple USB’s. – Complexity General Purpose Solutions

May 17, Bus Analyzers by Architecture w Catalyst w CATC w Data Transit w Quality Logic Dedicated General Purpose w Crescent Heart Software (Tektronix) w FuturePlus (Agilent)

May 17, Capabilities Summary Electrical Bus Signaling Bus Protocol USB Class Protocols High Level Protocols CatalystCatalyst CATCCATC Crescent Heart SW FuturePlusFuturePlus Data Transit Quality Logic

May 17, Electrical Signaling w Once the domain of Oscilloscopes w New high speed sampling circuitry incorporated into dedicated tools w Catalyst systems (May - June ‘00 Release) – Inrush current and DC Current on Power Lines – Architecture could also potentially support Rise, Fall Times, Electrical Signaling on D+ D- etc.

May 17, Catalyst Enterprises

May 17, Bus State w Display Digital Output of USB transceiver w Correlated to bus traffic w Typical in General Purpose Solutions w Also available in some Dedicated Solutions Timing Diagrams

May 17, Quality Logic

May 17, Bus State w May vary according to the design and implementation of the sampling hardware w Allows analysis, triggering, and detection of intermittent and obscure errors w Provided by Logic Analyzer Based Tools such as – Crescent Heart Software – FuturePlus – And DataTransit Output of SIE of Sampling Pod

May 17, Crescent Heart Software

May 17, Data Transit

May 17, FuturePlus

May 17, FuturePlus

May 17, USB Protocol Analysis w Basic features provided by all solutions w New features include – Monitoring and correlating multiple simultaneous busses (e.g USB 2.0 Hubs) – USB 2.0 Split Transactions, PING display

May 17, CATC

May 17, CATC

May 17, USB Class Protocols w Typically built on and added to base product – Are increasing in number as USB matures w Class Protocols supported by currently available analyzers include: – Hid, Hub, Printer, Mass Storage – And others! Ask the vendor.

May 17, High Level Protocol w High Level Protocols Supported – ATAPI, SCSI (DataTransit) – BlueTooth (CATC) w Display of User Defined Protocols – CATC

May 17, Beyond Analysis... w Exerciser (CATC and Catalyst) – Capture and Replay – Capture, Modify and Replay – User Defined Traffic Generation w Device Emulation (Catalyst) – User Defined Response to Host Requests Exerciser and Device Emulation

May 17, Catalyst Systems Device Emulation

May 17, Overall Impressions w USB 1.1 Products Mature and Shipping – Variety of companies, solutions w USB 2.0 Products Developing Rapidly – Products building on 1.1 Expertise – Several 1.1 vendors have 2.0 plans u One shipping today! u Two under development with target dates later this year

May 17, Overall Impressions w Electrical Signaling w Traffic Generation w Device Emulation w Decode and display of USB Class and Higher Level Protocols Significant Work in Areas of New Capabilities

May 17, Acknowledgments w Catalyst Enterprises ( w Computer Access Technology ( w Crescent Heart Software ( w Data Transit ( w FuturePlus ( w Quality Logic (