Serial Communication Interface

Slides:



Advertisements
Similar presentations
Serial Interface Dr. Esam Al_Qaralleh CE Department
Advertisements

EUSART Serial Communication.
Serial Communication Interface (SCI)
INPUT-OUTPUT ORGANIZATION
Serial Communications Interface (SCI) Michael LennardZachary PetersBao Nguyen.
ECT 357 Ch 18 UART. Today’s Quote: Be careful that your marriage doesn’t become a duel instead of a duet. Be careful that your marriage doesn’t become.
The 8051 Microcontroller Chapter 5 SERIAL PORT OPERATION.
H. Huang Transparency No.9-1 The HCS12/MC9S12 Microcontroller Copyright © 2010 Delmar Cengage Learning Chapter 9: Serial Communication Interface – SCI.
SCI: Serial Communications Interface Presented by: Sean Kline Chad Smith Jamie Cruce.
Serial I/O - Programmable Communication Interface
Lecture 8: Serial Interfaces
1 Fall 2005 Local Serial Asynchronous Communication Qutaibah Malluhi Computer Science and Engineering Qatar University.
Hierarchy of I/O Control Devices
COMP3221: Microprocessors and Embedded Systems Lecture 22: Serial Input/Output (II) Lecturer: Hui Wu Session 1, 2005.
CS335 Networking & Network Administration Tuesday, April 6.
USART and Asynchrono us Communica tion The USART is used for synchronous and asynchronous serial communication. USART = Universal Synchronous/Asynchronous.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
Input/Output and Communication
Harrison Jones Alexis Noel William Allen SERIAL COMMUNICATION INTERFACE (SCI)
Local Asynchronous Communication
1 SCI Serial Communication Interface Gerrit Becker James McClearen Charlie Hagadorn October 21, 2004.
INPUT-OUTPUT ORGANIZATION
Serial Communication Interface (SCI) Kevin Stuart Matt Betts March 27, 2007 ME 6405, Sp 07.
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
Serial Communication ETEC 6416.
Computers in Surveying SVY2301 / E4006 Automated Surveying.
The 8051 Microcontroller and Embedded Systems
Lecture Set 9 MCS-51 Serial Port.
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Universal Asynchronous Receiver/Transmitter (UART)
Microprocessors 2 lesson Subjects lesson 7 Planning Interrupts Serial communication /USART Questions.
Chapter 8 Serial and Parallel Port Interfacing Valvano’s Intro. To Embedded Systems.
Scott Baker Will Cross Belinda Frieri March 9 th, 2005 Serial Communication Overview ME4447/6405.
Chapter 5: Local Asynchronous Communication 1. Bit-wise data transmission 2. Asynchronous communication 3. Sending bits with electric current 4. Standard.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Universal Asynchronous Receiver/Transmitter (UART)
Serial Communication Interface Ta Kim Nicholas Earnhart Razid Ahmad ME 6405 – Fall 2008 November 6, 2008.
Asynchronous Serial I/O Unit 12 - Part 1. SCI Registers – Channel 0 SCI0BDH – SCI Baud Rate Register High Byte SCI0BDL – SCI Baud Rate Register Low.
ME 4447/6405 Microprocessor Control of Manufacturing Systems and
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
The Principle of Electronic Data Serial and Parallel Data Communication Transmission Rate Bandwidth Bit Rate Parity bits.
1 October 26, 2006ME 6405 MechatronicsSerial Communication Interface Brian Guerriero Jon Rogers Robert Thiets.
Serial Communications Interface Module Slide #1 of 19 MC68HC908GP20 Training PURPOSE -To explain how to configure and use the Serial Communications Interface.
Unit 1 Lecture 4.
Communicating. The ATmega16 communicates through one of the following ways: Serial Peripheral Interface (SPI) Universal Synchronous and Asynchronous serial.
CE-2810 Dr. Mark L. Hornick 1 Serial Communications Sending and receiving data between devices.
8251 USART.
SCI Communication Proudly Presented By: Adam Cardi & Aaron Enes.
Serial Communications
The HCS12 SCI Subsystem A HCS12 device may have one or two serial communication interface. These two SCI interfaces are referred to as SCI0 and SCI1. The.
Serial mode of data transfer
Source: Serial Port Source:
Serial I/O and Data Communication.
SERIAL PORT PROGRAMMING
E3165 DIGITAL ELECTRONIC SYSTEM
Computer Organization and Design
Source: Serial Port Source:
UART Serial Port Programming
Serial Communication Interface
Serial Communication Interface: Using 8251
Serial Communication Interface
UART Protocol Chapter 11 Sepehr Naimi
Source: Serial Port Source:
CHAPTER SERIAL PORT PROGRAMMING. Basics of Serial Communication Computers transfer data in two ways: ◦ Parallel  Often 8 or more lines (wire.
EUSART Serial Communication.
Source: Serial Port Source:
Serial Communications
Introduction Communication Modes Transmission Modes
Presentation transcript:

Serial Communication Interface Andrew Byrley Evan Johnson Jeff Kornuta John Dykes ME 6405 – Fall 2009 November 10, 2009

Outline Serial vs Parallel Communication Synchronous vs Asynchronous Data Format Baud rate Register descriptions Implementation Specific Features Examples Andrew Byrley

Introduction to Data Transmission “transfer of data from point-to-point” http://en.wikipedia.org/wiki/Data_transmission PURPOSE: It provides a method for electronic devices to communicate with each other Andrew Byrley

Parallel Data Transmission RECEIVER N bits transmitted at a time over N data lines Synchronization among all N bits Note: each N bit is called a word TRANSMITTER Andrew Byrley

Serial Data Transmission RECEIVER Transfers one bit at a time on one data line TRANSMITTER Andrew Byrley

Parallel vs. Serial Parallel requires more transfer lines Bits have to be synchronized Fast, but expensive Serial requires less transfer lines Transfers one bit at a time Slow comparatively, but less expensive Andrew Byrley

Bit Rate Comparison Interface Bit Rate (Mbits/sec) Max. Cable Length (m) Ultra-320 SCSI 2560 12 P ATA 1064 0.46 (18 in.) S ATA 1500 1 FireWire 786 100 USB 480 5 Parallel Serial Smaller maximum cable length for parallel due to skewing Andrew Byrley

Simplex Communication Communication that occurs in one direction only Commercial radio broadcast Television broadcast Andrew Byrley

Duplex Communication Half-Duplex Full-Duplex Communication in both directions, but only one direction at a time Walkie-Talkies Full-Duplex Communication in both directions, simultaneously Cell Phones Andrew Byrley

Synchronous Serial Communication Requires clock signal to synchronize transmitter and receiver Continuous transmission to keep clock synchronized Data transfer rate is determined by clock rate Andrew Byrley

Asynchronous Serial Communication Transmitter and Receiver operate independently Transmitter sends data at any time Receiver is ready to accept data at all times No need for clock signals Instead uses Start and Stop bits …but during transmission, format and transfer rate of data must match Andrew Byrley

Slower due to more overhead Main Differences Synchronous Asynchronous How It Works Clock Start & Stop bits Speed Faster Slower due to more overhead Andrew Byrley

Asynchronous Data Transmission How does the receiver know what is actual data? Transmitter & receiver know SCI settings being used Start, parity, and stop bits are for receiver Evan Johnson

Overhead Bits Start Bit Stop Bit Idle transmissions are constant 1 bits Start bit is a 0 bit preceded by three 1s Alerts the receiver that data is about to be sent Stop Bit Receiver knows how many data bits to expect and if parity is being used One or two 1 bits following the last data bit or parity bit Evan Johnson

Overhead Bits Parity Bit Error Detection Used to determine if an error occurred during data transmission Error Detection Transmitter calculates proper parity bit Receiver calculates parity bit based on data it received Receiver compares its parity bit to the one it received Evan Johnson

Overhead Bits 2 types of parity functionality Even Parity Odd Parity Parity bit is set to 1 if there is an odd number of 1s in data bits (Total # of 1s becomes even) Odd Parity Parity bit is set to 1 if there is an even number of 1s in data bits (Total # of 1s becomes odd) Even/Odd Parity is set by user on HCS12 Evan Johnson

Data Bits Actual data being sent/received + Parity 8-9 Bits Most common mode : 8 data bits Can be used with parity if sending ASCII code since ASCII code is represented with 7 bits Alternate mode : 9 data bits Can be used for parity Can be used as an address marker (in “address-mark variation”)  telling a microprocessor when to sleep or wake up Evan Johnson

Data Bits Endianness Big Endian Little Endian Which bit is sent first? Big Endian Most significant bit sent first Little Endian Least significant bit sent first HCS12 uses little endian communication Evan Johnson

Asynchronous Data Transmission Example 1: Hex# 4A16 is to be sent with one start bit, even parity, 8-bit data length and two stop bits 4A16 = 0100 10102 Start Bit Data Bit 0 Data Bit 1 Data Bit 2 Data Bit 3 Data Bit 4 Data Bit 5 Data Bit 6 Data Bit 7 Parity Bit Stop Bit 1 Evan Johnson

Asynchronous Data Transmission Example 2: Hex# B416 is to be sent with one start bit, even parity, 8-bit data length and two stop bits B416 = 1011 01002 Start Bit Data Bit 0 Data Bit 1 Data Bit 2 Data Bit 3 Data Bit 4 Data Bit 5 Data Bit 6 Data Bit 7 Parity Bit Stop Bit 1 Evan Johnson

Asynchronous Data Transmission Example 3: Hex# B416 is to be sent with one start bit, odd parity, 8-bit data length and two stop bits B416 = 1011 01002 Start Bit Data Bit 0 Data Bit 1 Data Bit 2 Data Bit 3 Data Bit 4 Data Bit 5 Data Bit 6 Data Bit 7 Parity Bit Stop Bit 1 Evan Johnson

Error and Issues Noise Detection Overrun Framing Error Parity Error Evan Johnson

Noise Detection Receiver samples the data after detecting “start bit” 16 RT cycles during 1 bit transmission Samples on RT3,5,7 Determines if noise is present based on samples Evan Johnson

Noise Detection If two samples are 1s, start bit is a false start If one sample is 1, start bit is verified and noise flag is set Evan Johnson

Noise Detection RT3=1, RT5,7=0 Start bit is verified but noise flag is set Evan Johnson

Overrun Software fails to read the SCI data register before it receives the next frame RECEIVER SOFTWARE REGISTER TRANSMITTER Evan Johnson

Framing Error Error occurs when stop bit is not where receiver expects it to be Ex: “4” bit is skipped and stop bit is one bit before it should be 1 2 3 4 5 6 7 Evan Johnson

Parity Error Transmitter computes proper parity bit Receiver computes parity bit based on data it received If parity bits differ, an error occurred during transmission Parity does not detect if an even number of errors occurs Evan Johnson

Baud & Bit rate Baud rate and bit rate are NOT the same Bit rate (bps) is the number of bits transmitted per second Jeff Kornuta

Baud & Bit rate Baud rate (Bd) is the number of “symbols” transmitted per second # of symbol changes (signaling events) made to the transmission medium per second. The hardware we are using has two line states, high/low Two line states can be represented with one bit In our hardware, 1 baud = 1 bit Jeff Kornuta

Baud & Bit rate Other hardware can produce and recognize more than two line states using voltage, frequency, or phase modulation resulting in more bits per baud bps = baud rate × number of bits per baud In our hardware, given a 9600 baud rate Jeff Kornuta

Baud & Bit rate Not all bits transmitted are data Start/stop/parity bits are transmission overhead Throughput = data transmission excluding overhead A useful unit for describing throughput is characters per second (cps) A standard character is one byte of data cps is not the same as bytes per second bytes per second is ambiguous on whether overhead is subtracted out or not Jeff Kornuta

Baud & Bit rate Assuming 9600 bd line speed, 8 bit data format with no parity, 1 start bit and 1 stop bit, calculate the throughput in cps using the following equation Jeff Kornuta

Baud & Bit rate Assuming 9600 bd line speed, 8 bit data format with no parity, 1 start bit and 1 stop bit, calculate the throughput in cps using the following equation => Don’t forget to convert bauds to bps first! Jeff Kornuta

Baud & Bit rate Baud set by the equation: Where BR is the content of Baud Rate Register (described later) Value 0 to 8191 Serial communication uses only 2 line states thus Bd = bps Jeff Kornuta

Baud & Bit rate Table with sample Baud Rates Can’t always get the exact baud rate due to division of the clock Jeff Kornuta

Implementation Specific Features (S12SCIV2) Full Duplex 13-bit baud rate selection 8- or 9-bit data format Separate TxD and RxD enable Programmable output parity and Hardware parity checking Two receiver wake up methods Interrupt driven operation with 8 flags 8 registers used to control SCI ($00C8-$00CF) Uses Port S pins 0 & 1 for RXD and TXD respectively John Dykes

Register descriptions Key settings will be discussed in detail Safe to use defaults for all other settings Summarizes pages 383-393 in Family Reference Manual John Dykes

$00C8/C9 – SCIBDH/SCIBDL 13-Bit register determines SCI Baud rate Baud rate generator is Disabled until TE or RE bit is set after reset. You MUST write to SCIBDH and then SCIBDL. Baud rate generator is turned off when this register contains $0000 John Dykes

$00CA – SCICR1 M (data format mode) – 0: 8-bit, 1: 9-bit. Both 8- and 9-bit data have 1 start and 1 stop bit. PE (parity enable) – 0: OFF, 1: ON PT (parity type) – 0: EVEN, 1: ODD John Dykes

$00CB – SCICR2 TIE (transmit interrupt enable) – 0: disables interrupts for transmit data register empty, 1: enables TCIE (transmit complete interrupt enable) – 0: disables interrupts for transmit complete, 1: enables RIE (receiver interrupt enable) – 0: disables interrupts for receiver full and overrun , 1: enables John Dykes

$00CB – SCICR2 ILIE (idle line interrupt enable) – 0: disables interrupts for idle line, 1: enables TE (transmit enable) – 0: disable transmitter, 1: enable RE (receiver enable) – 0: disable receiver, 1: enable John Dykes

$00CC – SCISR1 Read only TDRE (transmit data register empty) – 1: byte successfully transferred to transmit shift register TC (transmit complete) – 0: no transmit in progress, 1: transmit in progress RDRF (receive data register full) – 0: no data in SCIDRL, 1: data in SCIDRL John Dykes

$00CC – SCISR1 OR (overrun) – 0: no overrun, 1: overrun (overrun happens when new data is received before old data is read) NF (noise flag) – 0: disable, 1: enable FE (framing error flag) – 0: disable, 1: enable PF (parity error) – 0: No parity error, 1: parity error John Dykes

$00CD – SCISR2 Not a very interesting register TXDIR (transmitter pin direction) – 0: TXD pin used as input, 1: TXD pin used as output. (used only in single wire mode) John Dykes

$00CE/CF – SCIRDH/SCIRDL SCIRDL contains incoming bytes of data from serial port R8 – bit 8 of received 9-bit data T8 – bit 8 of transmitted 9-bit data John Dykes

SCI is easy SCI module makes it easy to send/receive data SCI module encodes data into standard NRZ format! Hardest part is setting up baud rate Can use either flag based or interrupt based logic to drive SCI One interrupt vector associated with all 8 flags SCIDRH/SCIDRL are like two registers in one. Read this register to receive data Write to this register to send data John Dykes

Example First, calculate baud rate. Assume 8MHz bus and desired baud rate is 9600 SCI module runs at bus speed John Dykes

Example First, calculate baud rate. Assume 8MHz bus and desired baud rate is 9600 SCI module runs at bus speed Desired value for SCIBR is 52 You will have some error margin Exact solution is 52.0833 Actual baud rate is 9615.3 (0.160% error) John Dykes

Example Write SCIBR ($34) to SCIBDH/SCIBDL For 8-bit, no parity, no interrupts, default values will work Simply enable transmit and receive in SCICR2 Read from SCIDRL to receive 8-bit data Write data to SCIDRL to send 8-bit data Program will do a remote echo John Dykes

Code Example John Dykes

Code Example John Dykes

References MC9S12C Family Reference Manual Previous semester slides Wikipedia

#include <hidef.h> /* common defines and macros */ #include <mc9s12c32.h> /* derivative information */ #pragma LINK_INFO DERIVATIVE "mc9s12c32" void SCI_init(void){ int BR = 0x34; SCIBDH = (unsigned char)(BR>>8); //stores high Byte SCIBDL = (unsigned char)(BR); //stores low Byte SCICR2 = 0x0C; //sets TE and RE to 1 } unsigned char SCI_getByte(void){ while (!(SCISR1_RDRF)) ;//waits FOREVER until receive register is full return SCIDRL; void SCI_sendByte(unsigned char data){ while (!(SCISR1_TDRE)) ;//waits FOREVER until transmit register is empty SCIDRL = data; //return void; void main(void) { //variable declarations must go at beginning /* put your own code here */ EnableInterrupts; //required code as per instructions MISC = 0x03; PEAR = 0x0C; MODE = 0xE2; //Call function to setup SCI SCI_init(); //Main loop for(;;) { SCI_sendByte(SCI_getByte()); } /* wait forever */ /* please make sure that you never leave this function */