Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono.

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Manufacturing, Engineering & Technology, Fifth Edition, by Serope Kalpakjian and Steven R. Schmid. ISBN © 2006 Pearson Education, Inc.,
Learning Objectives Be able to describe the basic processes of microfabrication Be able to explain the principles of photolithography. Be able to describe.
ECE/ChE 4752: Microelectronics Processing Laboratory
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Pattern transfer by etching or lift-off processes
Microelectronics Processing
MEMS Cell Adhesion Device Andrea Ho Mark Locascio Owen Loh Lapo Mori December 1, 2006.
The Physical Structure (NMOS)
Process integration
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process

YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
NIST Nanofabrication Facility. CNST Nanofab A state-of-the-art shared-use facility for the fabrication and measurement of nanostructures –19,000 sq ft.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
MEMS and sensors technology
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Top Down Method Etch Processes
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Dept. Mechanical and Aerospace Engineering
McGill Nanotools Microfabrication Processes
Fabrication of Active Matrix (STEM) Detectors
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Wafer Fabrication. CZ processing Ingot diameter varies inversely with pull rate: L = latent heat of fusion N = density  = Stephan-Boltzman constant.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Virtual NanoFab A Silicon NanoFabrication Trainer
Introduction to Prototyping Using PolyMUMPs
Introduction to Wafer fabrication Process
Presentation Outline February 25 th 20112Microfabrication Design Challenge 2011.
Top Down Manufacturing
Lithography. MAIN TYPES OF LITHOGRAPHY: * Photolithography * Electron beam lithography –X-ray lithography –Focused ion beam lithography –Neutral atomic.
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
2. Design Determine grating coupler period from theory: Determine grating coupler period from theory: Determine photonic crystal lattice type and dimensions.
Etching: Wet and Dry Physical or Chemical.
Fabrication Process for Micro Structures
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Sputtering. Why? Thin layer deposition How? Bombarding a surface with ions which knocks out molecules from a target which in turn will redeposit onto.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
Microfabrication for fluidics, basics and silicon
4. Layers and MEMS technologies
Process integration 2: double sided processing, design rules, measurements
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lecture 4 Fundamentals of Multiscale Fabrication
Modern Semiconductor Devices for Integrated Circuits (C. Hu) Slide 3-1 Chapter 3 Device Fabrication Technology About transistors (or 10 billion for.
Process Flow for ESS5810 AMSF
MEMS, Fabrication Cody Laudenbach.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Etch Dry and Wet Etches.
Silicon Wafer cm (5’’- 8’’) mm
Add nitride Silicon Substrate.
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Memscap - A publicly traded MEMS company
SILICON MICROMACHINING
Add nitride Silicon Substrate
Presentation transcript:

Overview of Nanofabrication Techniques Experimental Methods Club Monday, July 7, 2014 Evan Miyazono

Outline Addition (deposition) Subtraction (etching, milling) Patterning

Deposition figures of merit – uniform – conformal/edge coverage – deposition temperature – deposition material – lattice mismatch & / built in strain

Deposition Thermal evaporation e-beam evaporation Sputtering

Other deposition chemical vapor deposition (CVD) vapor liquid solid (VLS) method of nanowire growth

Deposition tricks

Etching figures of merit – isotropy/anisotropy – selectivity – redeposition? check volatility/solubility of products

Dry Etching reactive ion etching (RIE) inductively coupled plasma (ICP) sputtering – includes FIB Ga+ milling chemical assisted ion beam etching ICP RIERIE FIB CAIBE

Exotic Dry Etches Burek et al., Nano. Lett. 2012, 12, Angled ICP

Wet Etching often more selective & isotropic – some etch along crystal planes ion beam enhanced etching KOH etching of silicon He + LiNbO/YSO

Patterning e-beam lithography photolithography patterning a uniform layer – polymer used as etch mask patterning something hard to etch? – deposit on polymer and lift-off unwanted material

Beating patterning limitations cheating positive feature limits with sacrificial masks & conformal deposition cheating negative feature limits with built in stress and

Case Study: SOI Silicon on insulator Wafer bonding: plasma clean + heat + pressure

Dry etch Develop resist Strip resist Spin coat photoresist HF undercut Transfer to REI host photoresist My GaAs/YSO device Fabrication AlGaAs GaAs Strip photoresist apply e-beam resist Direct write e-e-