ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Logical Design.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
ECE 2372 Modern Digital System Design
Code Converters, Multiplexers and Demultiplexers
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
MSI Logic Circuits Wen-Hung Liao, Ph.D.. Objectives Analyze and use decoders and encoders in various types of circuit applications. Compare the advantages.
Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.
Combinational Logic Building Blocks
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
Digital Logic Design Lecture 19. Announcements Homework 6 due Thursday 11/6 Recitation quiz on Monday, 11/10 – Will cover material from lectures 18,19,20.
ECE 331 – Digital System Design
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.
Multiplexers DeMultiplexers XOR gates
Combinational Logic Chapter 4.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexers.
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Chapter 3 Decoder and Encoder Digital Logic Design III
1 Digital Logic Design Week 7 Decoders, encoders and multiplexers.
Functions of Combinational Logic
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
Combinational Design, Part 3: Functional Blocks
Digital Electronics and Computer Interfacing
Multiplexers XOR gates. Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output. An n-input and b-bit multiplexer.
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Multiplexers and Demultiplexers, and Encoders and Decoders
Functions of Combinational Logic By Taweesak Reungpeerakul
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
1 CSE370, Lecture 10 Lecture 10 u Logistics n HW3 due Friday (cover materials up to this lecture) n Lab3 going on this week n Midterm 1: a week from today.
ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)
Multiplexers and De-Multiplexers 1
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexers and De-Multiplexers
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
MSI Combinational logic circuits
Digital Design Lecture 8 Combinatorial Logic (Continued)
Multiplexer (MUX) A multiplexer can use addressing bits to select one of several input bits to be the output. A selector chooses a single data input and.
Multiplexers & Decoders By: Jason Pitts CS 147 Spring 2010.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Multiplexer.
EKT 124 MUX AND DEMUX.
Multiplexers and Demultiplexers,
Part 4 Combinational Logic.
Combinational Circuit Design
Overview Introduction Logic Gates Flip Flops Registers Counters
Unit5 Combinational circuit and instrumentation system.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexers Anindya IE CSE.
Digital System Design Combinational Logic
ECE2030 HW-6.
Presentation transcript:

ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1

Multiplexers/Demultiplexers Basic Structure: Multiplexing describes any system that uses a single channel to carry more than one stream of information. Digital systems use time-division multiplexing. 2

Multiplexers/Demultiplexers A basic structure for time-division multiplexing is: The switches are synchronized so that input A is connected to output A, etc. A multiplexer is an n- to-1 encoder. 3

Multiplexers/Demultiplexers A 4-to-1 multiplexer takes the form: 4

Multiplexers/Demultiplexers With logic diagram : 5

Multiplexers/Demultiplexers A demultiplexer is a 1-to-n decoder of the form : 6

Multiplexers/Demultiplexers A multiplexer – demultiplexer pair may be used as follows : 7

Multiplexers/Demultiplexers Quad Two Line – to – One Line Multiplexer. Used to select one of two 4 – bit words. 8

Quad Two Line – to – One Line Multiplexer 9

to-1 Multiplexer 10

to-1 Multiplexer 11

to-1 Multiplexer 12

to-1 Multiplexer 13

to-1 Multiplexer 14

74157 Quad 2-to-1 Multiplexer 15

74157 Quad 2-to-1 Multiplexer 16

74157 Quad 2-to-1 Multiplexer 17

74157 Quad 2-to-1 Multiplexer 18

74157 Quad 2-to-1 Multiplexer 19

74157 Quad 2-to-1 Multiplexer 20

Applications of Multiplexers Data-selection: A multiplexer may be used when one of two data sources will be selected for a digital process. This is in effect a digitally controlled selector switch. 21

Applications of Multiplexers Switching Functions: A multiplexer may be used to generate minterms. 22

Applications of Multiplexers 23

Multiplexer/demultiplexer 24