Workshop - November 2011 - Toulouse Architecture exploration and optimisation of a flexible signal processing unit Jean BERTRAND, Jérémie POULY – CNES.

Slides:



Advertisements
Similar presentations
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Advertisements

Chapter 12 Systems Development Three common methods for MIS development: The systems development life cycle (SDLC) Prototyping End-user development Five.
Generative Programming for a Component-based Framework of Distributed Embedded Software Systems Xu Ke, Krzysztof Sierszecki Mads Clausen Institute for.
So far.. We have covered a) Requirements gathering: observation & interview. b) Requirements specification. c) Requirements validation. d) Design/paper.
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Two main requirements: 1. Implementation Inspection policies (scheduling algorithms) that will extand the current AutoSched software : Taking to account.
1 Optimizing multi-processor system composition Characterization Presentation November 20 th – 2007 Performing: Isaac Yarom Supervising: Mony Orbach Annual.
The CrossGrid project Juha Alatalo Timo Koivusalo.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
Requirements Analysis Concepts & Principles
EE694v-Verification-Lect5-1- Lecture 5 - Verification Tools Automation improves the efficiency and reliability of the verification process Some tools,
Experiences Implementing Tinuso in gem5 Maxwell Walter, Pascal Schleuniger, Andreas Erik Hindborg, Carl Christian Kjærgaard, Nicklas Bo Jensen, Sven Karlsson.
Introduction to Software Testing
COMPUTER NETWORK: MODELING AND SIMULATION -Abhaykumar Kumbhar Computer Science Department.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Chapter 1.
Enhancing Learning Through Technology b Choosing the technology b Meeting the needs of students with exceptionalities b Specific Technologies.
Toolbox for Dimensioning Windows Storage Systems Jalil Boukhobza, Claude Timsit 12/09/2006 Versailles Saint Quentin University.
Chapter 8 Architecture Analysis. 8 – Architecture Analysis 8.1 Analysis Techniques 8.2 Quantitative Analysis  Performance Views  Performance.
SEMINAR ON :. ORGANISATION Organizations are formal social units devoted to attainment of specific goals. Organizations use certain resources to produce.
ECE 545 Project 1 Part IV Key Scheduling Final Integration List of Deliverables.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
Project Progress Document Optimization 5 April 2007 Team members: Chris Catalano Chun-Yu Chang Chris Joson David Matthes.
Chapter 6 : Software Metrics
Sentinel-3 Validation Team (S3VT) Meeting ESA/ESRIN, Frascati, Italy, th November 2013 General Presentation Template for S3VT meeting Project name.
Cluster Reliability Project ISIS Vanderbilt University.
Creating a Shared Vision Model. What is a Shared Vision Model? A “Shared Vision” model is a collective view of a water resources system developed by managers.
1 Performance Evaluation of Computer Systems and Networks Introduction, Outlines, Class Policy Instructor: A. Ghasemi Many thanks to Dr. Behzad Akbari.
S-27 / Basics of the Project Schedule / AIA Convention 1998 / 1 S-27 Designing the Project Schedule Phillip G. Bernstein, AIA Cesar Pelli & Associates.
Capstone Design A Pedagogical Tool for Usability Science Susan Beckhardt Advisors: Chris Fernandes Aaron Cass James Hedrick.
Ch.4 The UCSD Process.
Some Sub-Activities within Requirements Engineering 1.Prototyping 2.Requirements Documentation 3.Requirements Validation 4.Requirements Measurements 5.Requirements.
FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Design methodologies.
Workshop - November Toulouse Absolute scalar magnetometer controller design Jean BERTRAND, Jérémie POULY – CNES Axel BONESS, François BERTRAND –
An I/O Simulator for Windows Systems Jalil Boukhobza, Claude Timsit 27/10/2004 Versailles Saint Quentin University laboratory.
Lecture 4 Software Metrics
KS3 Phase4 Client Server Monitoring System October 1, 2008 by Stephen, Seema, Kam, Shpetim.
® Java Debug Hardware Modules Using JBits by Jonathan Ballagh Eric Keller Peter Athanas Reconfigurable Architectures Workshop 2001.
ECE 545 Project 2 Specification Part I. Adjust your synthesizable code for Project 1 in such a way that it complies with the following requirements: a.
MILAN: Technical Overview October 2, 2002 Akos Ledeczi MILAN Workshop Institute for Software Integrated.
Computing and SE II Chapter 15: Software Process Management Er-Yu Ding Software Institute, NJU.
Prentice HallHigh Performance TCP/IP Networking, Hassan-Jain Chapter 4 TCP/IP Network Simulation.
Nanco: a large HPC cluster for RBNI (Russell Berrie Nanotechnology Institute) Anne Weill – Zrahia Technion,Computer Center October 2008.
Presentation by Tom Hummel OverSoC: A Framework for the Exploration of RTOS for RSoC Platforms.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
EEL 4713/EEL 5764 Computer Architecture Spring Semester 2004 Instructor: Dr. Shonda Walker Required Textbook: Computer Organization & Design, by Patterson.
Intel SECSIMPro Script Editor Introductory Presentation E N S C R Y P T The E N S C R Y P T Team Brian Crampton, Eric Miles, & Yoshani Thiruvilangam.
Chapter 3 System Performance and Models Introduction A system is the part of the real world under study. Composed of a set of entities interacting.
MROrder: Flexible Job Ordering Optimization for Online MapReduce Workloads School of Computer Engineering Nanyang Technological University 30 th Aug 2013.
Workshop - November Toulouse Verification of software properties: scheduling analysis and worst case execution time Jean BERTRAND, Jérémie POULY.
Network design Topic 6 Testing and documentation.
Axel Jantsch 1 Networks on Chip A Paradigm Change ? Axel Jantsch Laboratory of Electronics and Computer Systems, Royal Institute of Technology, Stockholm.
LaHave House Project 1 LaHave House Project Automated Architectural Design BML + ARC.
Workforce Scheduling Release 5.0 for Windows Implementation Overview OWS Development Team.
2002 Networking Operating Systems (CO32010) 1. Operating Systems 2. Processes and scheduling 3.
OPERATING SYSTEMS CS 3530 Summer 2014 Systems and Models Chapter 03.
Proposal: staged delivery of Scheduler and OpSim V1 (2016) meet most of the SRD requirements – Deliver a system that can be extended with an improved scheduler.
Graphical Design Environment for a Reconfigurable Processor IAmE Abstract The Field Programmable Processor Array (FPPA) is a new reconfigurable architecture.
Lecture 17: Dynamic Reconfiguration I November 10, 2004 ECE 697F Reconfigurable Computing Lecture 17 Dynamic Reconfiguration I Acknowledgement: Andre DeHon.
Enterprise Resource Planning (ERP) The need for integrated information in business.
Outline System diagram Goal Schedule System Diagram RamDisk Flash Memory HardDisk Interface (Virtualization) Input (Configurations, Trace ) Input.
OPERATING SYSTEMS CS 3502 Fall 2017
A Simulation Framework For Storage System Proposal
Presented by Munezero Immaculee Joselyne PhD in Software Engineering
CASE STUDY 1: Linux and Android
  Figure 7.1 Track Layout with Input Sensors and Output Switches and Output Tracks.
Introduction to Software Testing
MANAGING THE DEVELOPMENT AND PURCHASE OF INFORMATION SYSTEMS
Metrics for process and Projects
Presentation transcript:

Workshop - November Toulouse Architecture exploration and optimisation of a flexible signal processing unit Jean BERTRAND, Jérémie POULY – CNES Axel BONESS, François BERTRAND – CEA LETI

Workshop - November Goals Evaluate SoCKET tools capacity to support architecture exploration Constraints Need to achieve meaningful technical work Specific tools required Small team involved Choice of « easy » exploration For verification of results To ease success

Workshop - November Design under improvement VECTOR MAGNETOMETER YOU NAME ITNULL FIELD MAGNETOMETER

Workshop - November Design overview Design with large datapath 48 bit endpoint, 104 at most Multiplier/accumulator/shifter structure Micro-programmable Task scheduling BUT: Computational performance depend on I/O throughput HENCE : Good arbiter (also) needed

Workshop - November Constraints As our design prones reconfigurability : any application is candidate Model Input Arbiter (to score) Application Ouput Metrics

Workshop - November SystemC-TLM-TAC needs To be correctly installed and configured Some parts are not painless Users have to Master C++ Understand SystemC/TLM/TAC hierarchy and components Users should be seasoned in these fields Users must be confident with the design

Workshop - November TAC & architecture exploration Design of model is the important stage Data collection is not built-in We had to implement our specific outputs Model is communication based therefore good candidate for TLM-TAC modeling Model evolution easy (arbiter switch) Simulation campaign easy with unix scripting

Workshop - November What was scored ? Tough I/O application identified In two different kind of applications Three different arbiters Round Robin Time slot FIFO Allows different parameters Priorized FIFO

Workshop - November Results RECS1 time slot arbiter

Workshop - November Results RECS2-4 time slot arbiter

Workshop - November Scoring of arbiters

Workshop - November Results : analysis Technical result : priorized FIFO arbiter is the best Modelisation results easy to obtain Ease of characterization of several arbiters

Workshop - November Synthesis Architecture exploration succeeded Results were meaningful and relevant When TAC API is mastered, development is an easy process Excellent ratio time taken/risks leveraged given initial training and seasoning Modelisation environment mastering as lengthy ROI

Workshop - November Questions