Monte Carlo Simulation in Statistical Design Kit

Slides:



Advertisements
Similar presentations
Operational Amplifiers Digital Simulation Nate Moehring.
Advertisements

Operational Amplifiers
Analog and Low-Power Design Lecture 20 (c) Lecture 20 Current Source Biasing and MOS Amplifier Design Michael L. Bushnell CAIP Center and WINLAB.
The uA741 Operational Amplifier
Common-Collector Amplifier Section Topics Emitter Follower as a power amplifier Push and Pull Output Stage.
Tunable Sensors for Process-Aware Voltage Scaling
Chapter 7 Operational-Amplifier and its Applications
Slide 1 Bayesian Model Fusion: Large-Scale Performance Modeling of Analog and Mixed- Signal Circuits by Reusing Early-Stage Data Fa Wang*, Wangyang Zhang*,
Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
CMRR Rev 1.0 9/15/13. CMRR Specification Definitions and Equations for CMRR CMRR(dB) = 20 Log (ΔVosi / Δ Vcm) (data sheet) CMRR(Linear-Gain) = 10 (CMRR(dB)/20)
Progettazione Mixed Signa Paolo Bruschi1 Two stage – Class AB Op-Amp: principle Class - A Class - B M5 M6 I D5 depends only on I B (bias current), while.
Probabilistic Analysis using FEA A. Petrella. What is Probabilistic Analysis ‣ All input parameters have some uncertainty ‣ What is the uncertainty in.
4. OPERATIONAL AMPLIFIERS CIRCUITS by Ulaby & Maharbiz.
Black Box Electronics An Introduction to Applied Electronics for Physicists 5. Pushing the Limits With Spice University of Toronto Quantum Optics Group.
Monte Carlo Simulations
PLC front-end Design Review Curtis Mayberry
Approaches to Data Acquisition The LCA depends upon data acquisition Qualitative vs. Quantitative –While some quantitative analysis is appropriate, inappropriate.
Design of an Instrumentation Amplifier. Instrumentation Amplifier Differential Pair with Active Load Bias Voltage Generation.
7.2 The Basic Gain Cell 7.3 The Cascode Amplifier
General Overview of Modelling and Test Methodology of HV MOSFET J Rhayem, B Desoete, S. Frere, R. Gillon AMIS Semiconductor Belgium BVBA Westerring 15,
Ring of Three Design Example Simulate this two pole Butterworth filter where: Use only 100 nF capacitors in your design.
Operational Amplifier
1 EE 616 Computer Aided Analysis of Electronic Networks Lecture 9 Instructor: Dr. J. A. Starzyk, Professor School of EECS Ohio University Athens, OH,
More Non-Ideal Properties Bias Current Offset Voltage Saturation Applications of saturation.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 18 Lecture 18: Bipolar Single Stage Amplifiers Prof. Niknejad.
Operational-Amplifier and Data-Converter Circuits
Instrumentation Amplifier
ME 6405 Operational Amplifiers 10/2/12
ME 270 Final Project Presentation Operational Amplifiers.
Introduction to Op Amp Circuits ELEC 121. April 2004ELEC 121 Op Amps2 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain.
1 Lecture 13 High-Gain Differential Amplifier Design Woodward Yang School of Engineering and Applied Sciences Harvard University
Analog Electronics Lecture 5.
Analogue Electronics II EMT 212/4
Operational-Amplifier Circuits
L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3
Unit II BJT Amplifiers.
1 Opamps Part 2 Dr. David W. Graham West Virginia University Lane Department of Computer Science and Electrical Engineering © 2009 David W. Graham.
Electronic Circuits Laboratory EE462G Simulation Lab #9 The BJT Differential Amplifier.
3V CMOS Rail to Rail Op-Amp
4. OPERATIONAL AMPLIFIERS CIRCUITS by Ulaby & Maharbiz All rights reserved. Do not copy or distribute. © 2013 National Technology and Science Press.
Voltage Divider Bias ELEC 121. January 2004ELEC 1212 BJT Biasing 3 For the Voltage Divider Bias Configurations Draw Equivalent Input circuit Draw Equivalent.
HW due Friday (10/18) 6.39,6.61,6.71,6.80 October 15, 2002.
Mixed Signal Chip LAB.Kyoung Tae Kang Dynamic Offset Cancellation Technique KyoungTae Kang, Kyusun Choi CSE598A/EE597G Spring 2006.
BJT Transistors and Characteristics ELEC 121. January 2004ELEC 1212 Introduction to BJT’s BJT Specification Sheets BJT Characteristic Family of Curves.
13-1 McGraw-Hill Copyright © 2001 by the McGraw-Hill Companies, Inc. All rights reserved. Chapter Thirteen Operational Amplifier Circuits.
Impact of Process Variation on Input Referred Current Offset in Current Sense Amplifiers Riya Shergill Meenakshi Sekhar.
Calorimeter upgrade meeting – Phone Conference– May 5 th 2010 First prototyping run Upgrade of the front end electronics of the LHCb calorimeter.
1 The Operational Amplifier continued The voltage follower provides unity gain, however, the output impedance is changed according to the o/p impedance.
ECE 342 – Jose Schutt-Aine 1 ECE 342 Solid-State Devices & Circuits 16. Active Loads Jose E. Schutt-Aine Electrical & Computer Engineering University of.
Op Amp Nonidealities (1) Section 8.4. Topics DC Offset Input Bias Current Speed Limitations Slew Rate Finite Input and Output Impedance.
HW #5 7.10, 7.21, 7.71, 7.88 Due Tuesday March 3, 2005.
Operational Amplifiers The operational amplifier, also know as an op amp, is essentially a voltage amplifier with an extremely high voltage gain. One of.
Introduction to PSpice
Page 1 Wilfredo Rivas-Torres Technical Support Application Engineer October 12, 2004 Power Amplifier Design using ADS PA Workshop.
January, 2003CMS Ecal1 MGPA Specification Discussion – 9 th Jan. 03 OUTLINE 3 or 4 gain channels discussion technical background - why 3 gains could be.
Fig The 741 op-amp circuit. Q11, Q12, and R5 generate a reference bias current, IREF, Q10, Q9, and Q8 bias the input stage, which is composed of.
1 Operational Amplifiers 1. 2 Outlines Ideal & Non-ideal OP Amplifier Inverting Configuration Non-inverting Configuration Difference Amplifiers Effect.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
Module 2 Operational Amplifier Basics
Op-Amp (Operational Amplifier)
Analog Integrated Circuits
UOP ECT 246 Week 2 iLab Transistor Circuits Check this A+ tutorial guideline at
AIDA design review 31 July 2008 Davide Braga Steve Thomas
PUSAT PENGAJIAN KEJURUTERAAN KOMPUTER & PERHUBUNGAN
Integrated Shunt-LDO Regulator for FE-I4
UNIT-5 Design of CMOS Op Amps.
Basic Amplifiers and Differential Amplifier
Created by Art Kay Presented by Peggy Liska
Last time Reviewed 4 devices in CMOS Transistors: main device
OPERATIONAL AMPLIFIERS
Presentation transcript:

Monte Carlo Simulation in Statistical Design Kit

Overview Monte Carlo simulation in statistical design kit 2. Practical demonstration in Cadence 3. Simulation and Measurement

Monte Carlo Simulation Monte Carlo simulation in statistical design kit Monte Carlo Simulation ... allows the random variation of - process parameters - mismatch parameters - process & mismatch parameters

Monte Carlo process simulation Monte Carlo simulation in statistical design kit Monte Carlo process simulation Wafer production will always show some variation of techno- logical parameters The MC process simulation is the adequate tool to give an early estimation how it will affect the circuits function.

Monte Carlo process simulation Monte Carlo simulation in statistical design kit Monte Carlo process simulation ... dw_rpyhl_skew rcs_rpyhl_skew rsh_rpyhl_skew a_wc_skew_nsic a_be0_skew_nsic r_nsu_skew_nsic r_nbl_skew_nsic r_ncx_skew_nsic r_nci_skew_nsic r_wb_skew_nsic r_jbei_skew_nsic r_nbei_skew_nsic For each simulation run a new random set of process parameters is generated and is valid for all active and passive components in the circuit

Monte Carlo mismatch simulation Monte Carlo simulation in statistical design kit Monte Carlo mismatch simulation Even optimum layout cannot completely avoid mismatch between components. The MC mismatch analysis gives insight in the effect of these slight variations.

Monte Carlo mismatch simulation Monte Carlo simulation in statistical design kit Monte Carlo mismatch simulation For each device an individual mismatch random variable is generated and is valid only for a single run. The mismatch property can be set globally or for selected devices only.

Monte Carlo process & mismatch simulation Monte Carlo simulation in statistical design kit Monte Carlo process & mismatch simulation In addition to the global random process parameter set each device gets an individual mismatch random variable. This combined simulation will give an estimation of a real wafer fabrication

Monte Carlo Tool Demonstration Monte Carlo simulation in statistical design kit Monte Carlo Tool Demonstration

Monte Carlo simulation in statistical design kit Testbench

Operational Amplifier V1 Monte Carlo simulation in statistical design kit Operational Amplifier V1

Opamp V1 Mismatch and Process Variation Monte Carlo simulation in statistical design kit Opamp V1 Mismatch and Process Variation

Sweep of Process Parameter Model Setup Monte Carlo simulation in statistical design kit Sweep of Process Parameter Model Setup

Sweep of Process Parameter Model Setup Monte Carlo simulation in statistical design kit Sweep of Process Parameter Model Setup

Variation of Process Parameter with Corner Tool Monte Carlo simulation in statistical design kit Variation of Process Parameter with Corner Tool

Variation of Process Parameter with Corner Tool Monte Carlo simulation in statistical design kit Variation of Process Parameter with Corner Tool

Sweep of Process Parameter Monte Carlo simulation in statistical design kit Sweep of Process Parameter

Opamp V1 Mismatch and Process Variation Monte Carlo simulation in statistical design kit Opamp V1 Mismatch and Process Variation

Add base current compensation Monte Carlo simulation in statistical design kit Circuit optimisation Step 1: Add base current compensation

Circuit optimisation Step 1 Monte Carlo simulation in statistical design kit Circuit optimisation Step 1

Circuit optimisation Step 2: Add buffer stage Monte Carlo simulation in statistical design kit Circuit optimisation Step 2: Add buffer stage

Circuit optimisation Step 2 Monte Carlo simulation in statistical design kit Circuit optimisation Step 2

Adjust bias current and add cascode stage Monte Carlo simulation in statistical design kit Circuit optimisation Step 3: Adjust bias current and add cascode stage

Circuit optimisation Step 3 Monte Carlo simulation in statistical design kit Circuit optimisation Step 3

Improvement in DC-Offset Monte Carlo simulation in statistical design kit Improvement in DC-Offset

Overview Monte Carlo simulation in statistical design kit DC-Offset N = 1000 simulation runs Simulation MM Proc MM&Proc before optimisation 3.82 22.77 24.94mV after optimisation 1.16 0.09 1.16mV

Identify critical components and process parameters Monte Carlo simulation in statistical design kit Identify critical components and process parameters - Run sensitivity analysis - MC Simulation with individual mismatch enable - Perform correlation check after process simulation in Monte Carlo Tool - sweep of single process parameters

Rules of thumb for Design Monte Carlo simulation in statistical design kit Rules of thumb for Design Wide spread at Mismatch Simulation: -> Increase area factor of critical components Wide spread at Process Simulation: -> Check circuit topology e.g.: - add base current compensation - add cascode or buffer stage

Simulation and Measurement Monte Carlo simulation in statistical design kit Simulation and Measurement

Monte Carlo simulation in statistical design kit Circuit Topology

First approach to DC-Offset compensation with dummy stage Monte Carlo simulation in statistical design kit First approach to DC-Offset compensation with dummy stage

Results from first Silicon Monte Carlo simulation in statistical design kit Results from first Silicon First silicon of a test circuit did show a wide spreading of DC offsets especially in high gain mode. The yield was unacceptable low : DC offset voltages Specification: +/- 20mV First silicon : ~ 40mV (1-sigma)

Typical DC Offset Distribution (Wafer probing) Monte Carlo simulation in statistical design kit Typical DC Offset Distribution (Wafer probing) 1-Sigma 38.7mV

Resimulation: Mismatch & Process Variation Monte Carlo simulation in statistical design kit Resimulation: Mismatch & Process Variation

Redesign Monte Carlo simulation in statistical design kit Evaluation of the circuit without statistical models is possible - but takes a lot of time. Monte Carlo Analysis with new statistical design kit provides a fast insight in the circuits behaviour at mismatch and process variation. The conformity of measurement and simulation is rather good

Circuit improvements Monte Carlo simulation in statistical design kit - enlarge area factor at critical elements - add base current compensation - decrease current of differential amplifier to limit influence of beta variation - limit influence of early effect by cascode stages and dummy amps - revise the complete channel topology and gain chain (omit dummy OP stage)

Redesign without dummy stage but OP design improved Monte Carlo simulation in statistical design kit Redesign without dummy stage but OP design improved

New Design: Mismatch & Process Variation Monte Carlo simulation in statistical design kit New Design: Mismatch & Process Variation

Overview Monte Carlo simulation in statistical design kit DC Offset @ Opamp output (300 simulation runs) Simulation Measurement MM Proc MM&Proc Wafer First Design 13.6 32.9 32.9mV 38.7mV New Design 6.3 0.8 5.9mV ?

More Information Monte Carlo simulation in statistical design kit [1] Kraus, W. : PCM- and Physics-Based Statistical BJT Modeling Using HICUM and TRADICA, 6th HICUM Workshop, 2006 [2] Schröter, M., Wittkopf, H., Kraus, W. : Statistical modeling of high-frequency bipolar transistors, Proc. BCTM, pp 54 - 61, 2005