Chapter 6 The Field Effect Transistor

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
ECA1212 Introduction to Electrical & Electronics Engineering Chapter 6: Field Effect Transistor by Muhazam Mustapha, October 2011.
Introduction to MOSFETs
Physical structure of a n-channel device:
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Lecture 11: MOS Transistor
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
Field-effect transistors ( FETs) EBB424E Dr. Sabar D. Hutagalung School of Materials & Mineral Resources Engineering, Universiti Sains Malaysia.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Metal-Oxide-Semiconductor (MOS)
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued
The metal-oxide field-effect transistor (MOSFET)
11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.
Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
© Electronics Recall Last Lecture The MOSFET has only one current, I D Operation of MOSFET – NMOS and PMOS – For NMOS, V GS > V TN V DS sat = V GS – V.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
EE314 IBM/Motorola Power PC620 IBM Power PC 601 Motorola MC68020 Field Effect Transistors.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Metal-Oxide-Semiconductor Field Effect Transistors
Lecture 19 OUTLINE The MOSFET: Structure and operation
Types of MOSFETs ECE 2204.
Dr. Nasim Zafar Electronics 1 - EEE 231 Fall Semester – 2012 COMSATS Institute of Information Technology Virtual campus Islamabad.
Field-Effect Transistor
Digital Integrated Circuits© Prentice Hall 1995 Introduction The Devices.
Course Outline 1. Chapter 1: Signals and Amplifiers
ECE 342 Electronic Circuits 2. MOS Transistors
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.
Chapter 5: Field Effect Transistor
1 Metal-Oxide-Semicondutor FET (MOSFET) Copyright  2004 by Oxford University Press, Inc. 2 Figure 4.1 Physical structure of the enhancement-type NMOS.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Chapter 4 Field-Effect Transistors
DMT121 – ELECTRONIC DEVICES
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Filed Effect Transistor.  In 1945, Shockley had an idea for making a solid state device out of semiconductors.  He reasoned that a strong electrical.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.
Chapter 2 – Transistors – Part 2 Field Effect Transistors (Unipolar Transistors) (Charge carriers: either electrons or holes)
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Structure and Operation of MOS Transistor
EE210 Digital Electronics Class Lecture 7 May 22, 2008.
MOSFET Placing an insulating layer between the gate and the channel allows for a wider range of control (gate) voltages and further decreases the gate.
© 2000 Prentice Hall Inc. Figure 5.1 n-Channel enhancement MOSFET showing channel length L and channel width W.
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
CMOS VLSI Design CMOS Transistor Theory
EE210 Digital Electronics Class Lecture 6 May 08, 2008.
1 Other Transistor Topologies 30 March and 1 April 2015 The two gate terminals are tied together to form single gate connection; the source terminal is.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Field Effect Transistor (FET)
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
Farzana R. ZakiCSE 177/ EEE 1771 Lecture – 19. Farzana R. ZakiCSE 177/ EEE 1772 MOSFET Construction & operation of Depletion type MOSFET Plotting transfer.
Transistors (MOSFETs)
Introduction to CMOS VLSI Design CMOS Transistor Theory
Field-effect transistors ( FETs) MD.MASOOD AHMAD ASST.PROF ECE DEPT.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
ECE 333 Linear Electronics
course Name: Semiconductors
Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.
Chapter 6 The Field Effect Transistor
Recall Last Lecture Common collector Voltage gain and Current gain
Presentation transcript:

Chapter 6 The Field Effect Transistor

MOSFETs vs BJTs BJTs Three different currents in the device: IC, IB and IE Consume a lot of power Large size device MOSFETs Mostly widely used today Low power Very small device (nm) Simple manufacturing process Only 1 current, ID

MOS Field Effect Transistor In the MOSFET, the current is controlled by an electric field applied perpendicular to both the semiconductor surface and to the direction of current. The phenomenon is called the field effect. The basic transistor principle is that the voltage between two terminals, provides the electric field, and controls the current through the third terminal. metal oxide substrate

Two-Terminal MOS Structure A MOS capacitor with a p-type semiconductor substrate: the top metal terminal, called the gate, is at a negative voltage with respect to the substrate. A negative charge will exist on the top metal plate and an electric field will be induced. If the electric field penetrates the semiconductor, the holes in the p-type semiconductor will experience a force toward the oxide-semiconductor interface and an accumulation layer of holes will exist.

Two-Terminal MOS Structure The same MOS capacitor, but with the polarity of the applied voltage reversed. A positive charge now exists on the top metal plate and the induced electric field is in the opposite direction. If the electric field penetrates the semiconductor, holes in the p-type material will experience a force away from the oxide-semiconductor interface.

Two-Terminal MOS Structure As the holes are pushed away from the interface, a negative space-charge region is created. This region of minority carrier electrons is called an electron inversion layer. The magnitude of the charge in the inversion layer is a function of the applied gate voltage, hence the larger voltage is applied, the wider it becomes

n-Channel Enhancement-Mode MOSFET Transistor Structure The gate, oxide, and p-type substrate are the same as those of a MOS capacitor. There are two n-regions, called the source and drain terminal. The current in a MOSFET is the result of the flow of charge in the inversion layer, called the channel region, adjacent to the oxide-semiconductor interface. A simplified cross section of a MOSFET with channel length L and channel width W

n-Channel Enhancement-Mode MOSFET If a large enough positive voltage gate voltage is applied, an electron inversion layer connects the n-source to the n-drain. A current can then be generated between the source and drain terminals. Since a voltage must be applied to the gate to create the inversion charge, this transistor is called an enhancemode MOSFET. Since the carriers in the inversion layer are electrons, this device is called an n-channel MOSFET (NMOS).

Ideal MOSFET Current-Voltage Characteristics – NMOS Device The threshold voltage of the n-channel MOSFET, denoted as VTH or VTN, is defined as the applied gate voltage needed to create an inversion charge. If the VGS < VTN, the current in the device is essentially zero. If the VGS > VTN, a drain-to-source current, ID is generated as an induced electron inversion layer / channel is created

Ideal MOSFET Current-Voltage Characteristics – NMOS Device holes experience force same direction of electric field, leaving an electron inversion layer Direction of Electric field A positive drain voltage creates a reverse-biased drain-to-substrate pn junction, depletion region width increases At the drain end, the inversion layer bridges the depletion region, providing a path for the current to flow. So current flows through the channel region, not through a pn junction.

Ideal MOSFET Current-Voltage Characteristics – NMOS Device The iD versus vDS characteristics for small values of vDS. When vGS < VTN, the drain current is zero. When vGS > VTN, the channel inversion charge is formed and the drain current increases with vDS. With a larger gate voltage, a larger inversion charge density is created, and the drain current is greater for a given value of vDS.

Ideal MOSFET Current-Voltage Characteristics – NMOS Device In the basic MOS structure for vGS > VTN with a small vDS: The thickness of the inversion channel layer qualitatively indicates the relative charge density. Which for this case is essentially constant along the entire channel length.

VGS VDS S G D - - - - - - - - - - - - - - - - - - - - - - - - - + - VGS = VG – VS VGD = VG – VD But VGD = VGS – VDS = VG – VS – VD +VS So, if VDS is small, VGD VGS, we have approximately equal distribution of channel inversion layer

Ideal MOSFET Current-Voltage Characteristics – NMOS Device VGD = VGS – VDS When the drain voltage vDS increases, the voltage drop across the oxide near the drain terminal decreases – no longer uniform distribution. It means that the induced inversion charge density near the drain also decreases. It causes the slope of the iD versus vDS curve to decrease.

As VDS increases, the channel at the drain end reaches the pinch-off point and the value of VDS that causes the channel to reach this point is called saturation voltage VDSsat VGD = VGS – VDS sat

VDSsat = VGS - VTN At the pinch off point, VGD = VTN VGD = VGS – VDS sat VTN = VGS – VDS sat Hence, VDSsat = VGS - VTN

Ideal MOSFET Current-Voltage Characteristics – NMOS Device When vDS becomes larger than vDS(sat), the point in the channel at which the inversion charge is just zero moves toward the source terminal. In the ideal MOSFET, the drain current is constant for vDS > vDS(sat). This region of the iD versus vDS characteristic is referred to as the saturation region. The electrons travel through the channel towards the drain but then they are swept by the electric field to the drain contact

Ideal MOSFET Current-Voltage Characteristics – NMOS Device The region for which vDS < vDS(sat) is known as the nonsaturation or triode region. The ideal current-voltage characteristics in this region are described by the equation: , Kn = conduction parameter

Ideal MOSFET Current-Voltage Characteristics – NMOS Device In the saturation region, the ideal current-voltage characteristics for the vGS > VTN are described by the equation: where μn = mobility of electrons. and Cox = oxide capacitance per unit area. Can be written in the form: where k′n = μnCox

LIST OF FORMULAS: NMOS TRIODE OR NON-SATURATION REGION Where or μn = mobility of electrons and Cox = oxide capacitance per unit area.

Ideal MOSFET Current-Voltage Characteristics – NMOS Device

Circuit Symbols and Conventions – NMOS enhancement mode FET is a voltage controlled device meaning the voltage VGS determines the current flowing, ID

PMOS enhancement mode Transistor Structure The substrate is now n-type and source and drain areas are p-type. The channel length, channel width, and oxide thickness parameter definitions are the same as those for NMOS device. Cross section of p-channel enhancement-mode MOSFET

Basic MOSFET Operation The operation of the p-channel device is the same as that of the n-channel device. Except the hole is the charge carriers rather than the electron. Direction of Electric Field A negative gate bias is required to induce an inversion layer of holes in the channel region directly under the oxide. Electrons experience force opposite direction of electric field, leaving a hole inversion layer

The threshold voltage for the p-channel device is denoted as VTP. Since the threshold voltage is defined as the gate voltage required to induce the inversion layer, VTP < 0 for the p-channel enhancement-mode device. Once the inversion layer has been created, the p-type source region is the source of the charge carrier so that holes flow from the source to drain.

The saturation point is given by vSD(sat) = vSG + VTP. Ideal MOSFET Current-Voltage Characteristics – PMOS Device The ideal current-voltage characteristics of the PMOS device are essentially the same as those as the NMOS device, but the drain current is out of the drain and vDS is replaced by vSD. The saturation point is given by vSD(sat) = vSG + VTP. For the p-channel device biased in the non-saturation (triode) region, the current is given by: In the saturation region, the current is given by:

The μp is the mobility of holes in the hole inversion layer. Ideal MOSFET Current-Voltage Characteristics – PMOS Device The parameter Kp is the conduction parameter for the p-channel device is given by: where W, L, and Cox are the channel width, length, and oxide capacitance per unit area. The μp is the mobility of holes in the hole inversion layer. Can be written in the form: where k′p = μpCox For a p-channel MOSFET biased in the saturation region, we have:

Circuit Symbols and Conventions – PMOS enhancement mode

LIST OF FORMULAS: PMOS VSG > |VTP | TRIODE OR NON-SATURATION REGION vSD (sat) vSD VSG > |VTP | SATURATION REGION Where or μp = mobility of holes and Cox = oxide capacitance per unit area.

PMOS NMOS VTP is NEGATIVE VTN is POSITIVE VSG > |VTP| to turn on Triode/non-saturation region Saturation region VSDsat = VSG + VTP NMOS VTN is POSITIVE VGS > VTN to turn on Triode/non-saturation region Saturation region VDSsat = VGS - VTN