Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.

Slides:



Advertisements
Similar presentations
TDW Teams Presenter : Yi-Hsuan Chen Contact : National Center for High-performance Computing, Taiwan Date: 14/07/2009 A Distributed Architecture.
Advertisements

Lecture 4 Introduction to Digital Signal Processors (DSPs) Dr. Konstantinos Tatas.
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Distributed Multimedia Systems
 Understanding the Sources of Inefficiency in General-Purpose Chips.
Parallel Computing Majid Almeshari John Conklin. Outline The Challenge Available Parallelization Resources Status of Parallelization Plan & Next Step.
VIPER DSPS 1998 Slide 1 A DSP Solution to Error Concealment in Digital Video Eduardo Asbun and Edward J. Delp Video and Image Processing Laboratory (VIPER)
Error detection and concealment for Multimedia Communications Senior Design Fall 06 and Spring 07.
Panoptes: A Scalable Architecture for Video Sensor Networking Applications Wu-chi Feng, Brian Code, Ed Kaiser, Mike Shea, Wu-chang Feng (OGI: The Oregon.
CMPT 300: Final Review Chapters 8 – Memory Management: Ch. 8, 9 Address spaces Logical (virtual): generated by the CPU Physical: seen by the memory.
Some Thoughts on Technology and Strategies for Petaflops.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Introduction to Systems Architecture Kieran Mathieson.
3D Graphics Processor Architecture Victor Moya. PhD Project Research on architecture improvements for future Graphic Processor Units (GPUs). Research.
Background S.A.U.V.I.M. Semi - Autonomous Underwater Vehicle for
Generic Sensor Platform for Networked Sensors Haywood Ho.
CMPT 300: Final Review Chapters 8 – Memory Management: Ch. 8, 9 Address spaces Logical (virtual): generated by the CPU Physical: seen by the memory.
DCL Concepts STL Concepts ContainerIteratorAlgorithmFunctorAdaptor What New Concepts are Needed for a “DCL”? (Distributed Computing Library) Distributed.
Remote Surveillance Vehicle Design Review By: Bill Burgdorf Tom Fisher Eleni Binopolus-Rumayor.
Hardware Components of a Multimedia System
Real Time Abnormal Motion Detection in Surveillance Video Nahum Kiryati Tammy Riklin Raviv Yan Ivanchenko Shay Rochel Vision and Image Analysis Laboratory.
EEL 6935 Embedded Systems Long Presentation 2 Group Member: Qin Chen, Xiang Mao 4/2/20101.
1 A survey on Reconfigurable Computing for Signal Processing Applications Anne Pratoomtong Spring2002.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
1 HW-SW Framework for Multimedia Applications on MPSoC: Practice and Experience Adviser : Chun-Tang Chao Adviser : Chun-Tang Chao Student : Yi-Ming Kuo.
Prof. JunDong Cho VADA Lab. Project.
04/04/20071 Image Understanding Architecture: Exploiting Potential Parallelism in Machine Vision.
Real-Time Human Posture Reconstruction in Wireless Smart Camera Networks Chen Wu, Hamid Aghajan Wireless Sensor Network Lab, Stanford University, USA IPSN.
Upgrade to Real Time Linux Target: A MATLAB-Based Graphical Control Environment Thesis Defense by Hai Xu CLEMSON U N I V E R S I T Y Department of Electrical.
A DSP-Based Platform for Wireless Video Compression Patrick Murphy, Vinay Bharadwaj, Erik Welsh & J. Patrick Frantz Rice University November 18, 2002.
Gedae Portability: From Simulation to DSPs to the Cell Broadband Engine James Steed, William Lundgren, Kerry Barnes Gedae, Inc
Introduction to Computing Hardware & Software. INSIDE THE COMPUTER Hardware Physical components of the computer. Any part that you can see and touch Examples:
Introduction Computer Organization and Architecture: Lesson 1.
Real-Time HD Harmonic Inc. Real Time, Single Chip High Definition Video Encoder! December 22, 2004.
Sogang University Advanced Computing System Chap 1. Computer Architecture Hyuk-Jun Lee, PhD Dept. of Computer Science and Engineering Sogang University.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Implementing Codesign in Xilinx Virtex II Pro Betim Çiço, Hergys Rexha Department of Informatics Engineering Faculty of Information Technologies Polytechnic.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Aquatic Spectrometer & Turbidity Meter ECE 4007 L1, Group 8 Paul Johnson Daniel Lundy John Reese Asad Hashim.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
Trends in Embedded Computing The Ubiquitous Computing through Sensor Swarms.
Introduction Advantage of DSP: - Better signal quality & repeatable performance - Flexible  Easily modified (Software Base) - Handle more complex processing.
Computer Organization & Assembly Language © by DR. M. Amer.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Jason Li Jeremy Fowers 1. Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System Michalis D. Galanis, Gregory.
CDVS on mobile GPUs MPEG 112 Warsaw, July Our Challenge CDVS on mobile GPUs  Compute CDVS descriptor from a stream video continuously  Make.
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
CSCI-100 Introduction to Computing Hardware Part II.
Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 8 Networks and Multiprocessors.
SR: 599 report Channel Estimation for W-CDMA on DSPs Sridhar Rajagopal ECE Dept., Rice University Elec 599.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
System Programming Basics Cha#2 H.M.Bilal. Operating Systems An operating system is the software on a computer that manages the way different programs.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
PRESENTED BY: MOHAMAD HAMMAM ALSAFRJALANI UFL ECE Dept. 3/31/2010 UFL ECE Dept 1 CACHE OPTIMIZATION FOR AN EMBEDDED MPEG-4 VIDEO DECODER.
Capstone Design Implementation of Depth Sensor Based on Structured Infrared Patterns June 11, 2013 School of Information and Communication Engineering,
Development of a Bluetooth based web camera module.
ALPAO ACEfast RTC Armin Schimpf, Mickael Micallef, Julien Charton RTC Workshop Observatoire de Paris, 26/01/2016.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
VIVOTEK Technology Roadmap Presenter: Steve Ma / Director of Product Marketing.
Tracking Under Low-light Conditions Using Background Subtraction Matthew Bennink Clemson University Clemson, SC.
Hiba Tariq School of Engineering
System On Chip.
Texas Instruments TDA2x and Vision SDK
Multi-core SOC for Future Media Processing
AMCOM Digital Archive Design Review - Week 3.
Models and Architectures
Anne Pratoomtong ECE734, Spring2002
Presentation transcript:

Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan

Outline Introduction System Architecture – Hardware – Software Algorithm – Stationary Vehicle Detection Algorithm Mapping – External memory access – Data transfer – Number format issues Computing Performance

Introduction Traffic surveillance consider about: Real time. Limited resources such like memory and power. The system include: CMOS image sensor Performs high-level video analysis Compresses the video stream using MPEG-4 Transfers the compressed data via an IP-based network to a base station

Outline Introduction System Architecture – Hardware – Software Algorithm – Stationary Vehicle Detection Algorithm Mapping – External memory access – Data transfer – Number format issues Computing Performance

Hardware

1.Video Sensor: LM-9618 CMOS sensor 2. Processing Unit : A rough estimation results in 10 GIPS computing performance. TMS320C6415 DSPs (600 MHz) 3.Communications Unit: Intel XScale IXP425 processor

Software DSPs: The DSP/BIOS real-time operating system operates the DSPs. Xscale: Linux (Kernel ) operates the network processor, allowing access to a broad variety of open source software modules.

Outline Introduction System Architecture – Hardware – Software Algorithm – Stationary Vehicle Detection Algorithm Mapping – External memory access – Data transfer – Number format issues Computing Performance

Stationary Vehicle Detection Requirements: 1.A stationary camera position 2.Pretty static ambient light conditions

Stationary Vehicle Detection Algorithm: 1. The statistics of the pixel’s intensity is computed and stored in the observation distribution (OD) matrix of size n × m. 2. The OD values are used to adapt the values of the background model (BG). 3. The algorithm identifies long-term intensity changes between the BG and the OD distribution. 4. If a connected component exceeds a predefined area a stationary vehicle has been identified. Typically : α=0.1 a=1

Outline Introduction System Architecture – Hardware – Software Algorithm – Stationary Vehicle Detection Algorithm Mapping – External memory access – Data transfer – Number format issues Computing Performance

External memory access Excessive access to external memory is a major source for poor performance on embedded DSP architectures. In many high-level languages memory management is hidden from the programmer.

External memory access For image data at full PAL resolution (720 × 576, 8-bit pixels), this results in a total of 7.12 MB of transferred data. The poor performance is poor. Consider the example:

External memory access The transferred data is reduced to 2.47 MB Image-based vs. pixel-based

Data transfer Direct memory access (DMA) to improve the memory transfer between the external memory and processor. A regular data access pattern is an important precondition for effective DMA. Use “ping-pong” buffers.

Number format issues Memory is a crucial resource in embedded systems. Especially, internal memory has to be handled very carefully. Parallelism can be improved by exploiting packed-data processing capabilities of current DSPs.

Outline Introduction System Architecture – Hardware – Software Algorithm – Stationary Vehicle Detection Algorithm Mapping – External memory access – Data transfer – Number format issues Computing Performance

1.SVD algorithm in Matlab 6.1R12 with 2.4 GHz Pentium 4 desktop computer. 2.C++ implementation directly derive from the SVD Matlab code. 3. Use algorithm mapping tactics.