Author George Peck EVLA Hardware Monitor and Control PDR March 13, 2002 1 APPLICATIONS AND DEVICE INTERFACE ISSUES.

Slides:



Advertisements
Similar presentations
HARDWARE Rashedul Hasan..
Advertisements

PCEL4303 MICROPROCESSOR & MICRO CONTROLLERS MODULE - I (10 hours) Microprocessor Architecture: Microprocessor and Microcomputer Architecture, Pins & Signals,
ECE 371 Unit 13 - Part 1 Serial Peripheral Interface (SPI)
SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
Serial Communication Buses: I 2 C and SPI By Brody Dunn.
Lab 4 SPI DAC notes jgh 5/10/07 References: References: –CPE 329 lecture 8 on DAC –CPE 329 lecture 11 on SPI –EDK OPB Serial Peripheral Interface (SPI)
Presented by: Reshef Schreiber Itay Leibovich Instructed by: Eran Segev.
Analog-to-Digital Converters
Fall Senior Project Presentation Rev :22.00 By: Salem, Ray M. Date: December Title: Micro Mouse Control Systems Topics: Robotics, System.
STARLight PDR 3 Oct ‘01C.1 Hansen STARLight Peter Hansen PROJECT OVERVIEW.
ASPPRATECH.
INSTALLATION. PURPOSE To learn the basic steps of installing DS200 systems.
Computer Hardware The Basics. Overview Why is this important? To be able to recognize each of the main parts of a computer As a professional in digital.
SPI By Alexander Maroudis. Outline What is SPI? SPI Configuration SPI Operation Master Slave Setup SPI Transactions SPI Digital Potentiometer Example.
2 Lines Electronics I 2 C Analyzer Ching-Yen Beh Robert S. Stookey Advisor: Dr. J. W. Bruce.
Baseboard Aavikkomursu 7.2. Aavikkomursu Micro- controller Extension port for programming microcontroller and sensor input Resistor RS485 interface chip.
Bob Hayward Receiver Engineer Feed & Front End PDR Feb Feed & Front End PDR Monitor & Control and Cryogenics.
James Robnett EVLA M&C Hardware PDR March EVLA Monitor and Control M&C Network.
Ballooning Bundle. What is a Microcontroller? Small computer with a processor core, memory and programmable input/output Continuously repeats software.
Input/Output mechanisms
GBT K-band Focal Plane Array Monitor and Control Interface, Cryogenic LNA Bias System February 27, 2008.
Author Bob Broilo EVLA Hardware Monitor & Control PDR March 13, ANTENNA SERVO AND SUBREFLECTOR CONTROLLER.
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
Exercise 2 The Motherboard
Systems Integration and Testing EVLA Advisory Committee Meeting, March 19-20, 2009 Jim Jackson Systems Engineer.
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
16F877A. Timer 0 The Timer0 module timer/counter has the following features: –8-bit timer/counter –Readable and writable –8-bit software programmable.
Basic Stamp Free Pins These pins can be used by the operator for digital Inputs and Outputs Used Pins 0.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
Author George Peck EVLA System PDR December 4-5, EVLA Monitor and Control Hardware.
Computer Basics Rebecca Donelson Hardware CPU Mouse Keyboard Monitor Desktop/Tower/Laptop Memory RAM Printer Modem Wireless card Linksys Router.
Wayne M. KoskiEVLA Front-End CDR – EVLA Receiver Monitor & Control April 24, EVLA Front-End CDR EVLA Receiver Monitor & Control F317 and F320 Modules.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Author George Peck EVLA Hardware Monitor & Control PDR March 13, EVLA MONITOR AND CONTROL HARDWARE REQUIREMENTS.
Representing Numerical Data Analog Any signal that varies continuously over time Mechanical Pneumatic Hydraulic Electrical Digital Quantities are represented.
Microprocessors For a microprocessor to give a working microcomputer system, which can be used for control tasks, additional chips are necessary, e.g.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
 In computing, an input device is a peripheral (piece of computer hardware equipment) used to provide data and control signals to an information processing.
Network and Systems Laboratory nslab.ee.ntu.edu.tw se.
.. Smart sensors are sensors with integrated electronics that perform the following functions:  Logic functions  Two-way communication  Make decisions.
Author George Peck EVLA Hardware Monitor & Control PDR March 13, MIB FUNCTIONALITY.
Energy Conservation System (ECS) Status Report #1 James Sturdivant Ionel Taflan Juan Tamez Susan Austin.
ECE 477 Design Review Team 5  Spring 2010 Fred Grandlienard Andrew Gregor Kevin Mohr Ryan DeFord.
Revised: Aug 1, ECE263 Embedded System Design Lessons 27, 28 Serial Peripheral Interface.
Author Wayne M. Koski EVLA Monitor & Control Hardware CDR October 20, EVLA Monitor and Control Monitor & Control Slot – ID.
Author Wayne M. Koski EVLA Monitor & Control Hardware CDR October 20, EVLA Monitor and Control Monitor & Control Transition.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Monitor & Control Transition.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 9 Serial Buses – SPI, I2C.
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
This slide deck is for LPI Academy instructors to use for lectures for LPI Academy courses. ©Copyright Network Development Group Module 10 Understanding.
A Wireless Local Area Network by Raymond Woodward.
Communication Devices..
Introduction to Microcontroller Technology
Chip Config & Drivers – Required Drivers:
Test Boards Design for LTDB
Serial Communication Buses: I2C and SPI
Digital Weather Station Overview
Project guide B. SUBBULAKSHMI M. E Assistant Professor C. A. R
Subject Name: Microcontroller Subject Code: 10ES42
EVLA Advisory Committee Meeting System Status
Introduction to Microprocessors and Microcontrollers
Lecture 3 - Instruction Set - Al
LO/IF System Requirements
EVLA MONITOR & CONTROL CDR
EVLA MONITOR & CONTROL CDR
ENGINEERING REQUIREMENTS FOR BENCH TESTING, SYSTEM INTEGRATION, AND TEST ANTENNA Author George Peck EVLA Software M&C PDR Date May 14 – 15, 2002.
Manual Robotics ..
EECE.3170 Microprocessor Systems Design I
Components of a Computer System
Department of High Energy Physics
Presentation transcript:

Author George Peck EVLA Hardware Monitor and Control PDR March 13, APPLICATIONS AND DEVICE INTERFACE ISSUES

Author George Peck EVLA Hardware Monitor and Control PDR March 13, MIB ANTENNA SYSTEM DIAGRAM

Author George Peck EVLA Hardware Monitor and Control PDR March 13, MIB ANTENNA SYSTEM DIAGRAM

Author George Peck EVLA Hardware Monitor and Control PDR March 13, MIB MASTER RACK SYSTEM DIAGRAM

Author George Peck EVLA Hardware Monitor and Control PDR March 13, SERIAL PERIPHERAL INTERFACE (SPI)

Author George Peck EVLA Hardware Monitor and Control PDR March 13, SERIAL PERIPHERAL INTERFACE (SPI) Widely Used to Communicate With Many Devices (A/D & D/A Converters, Memory Chips, Temperature Sensors, Microprocessors, Etc.) Clock is Idle When Not Used

Author George Peck EVLA Hardware Monitor and Control PDR March 13, MIB TO MIB COMMUNICATION Can Be Used As Needed – Control Computer to MIB is Most Common Pointing Model Interface Front End to Cryo Communications Total Power to Down Converter Communications Utility Module

Author George Peck EVLA Hardware Monitor and Control PDR March 13, FRONT END M & C “F14 Like Module” In Rack Away From Receiver (To Reduce RFI) Contains MIB Each Module Interfaces to One or More Front Ends Single 25 Pin Connector Carries All Analog and Digital Signals to/from Receiver Card Cage

Author George Peck EVLA Hardware Monitor and Control PDR March 13, FRONT END M & C SPI Used for Digital Signals Analog Multiplexers to Select Three Analog Signals at a Time RFI Issues Must be Considered

Author George Peck EVLA Hardware Monitor and Control PDR March 13, Monitor and Control Induced RFI Hardware Design to Conform to RFI Plan If Glitches Still Occur, Data Could be Flagged Bad We Could Plan Periodic Flagging of Data Throughout the Array (Infrequently) For Transactions That May Cause Glitches