1 Integration issues of FPCCD VTX Yasuhiro Sugimoto May 22,

Slides:



Advertisements
Similar presentations
CO2 cooling for FPCCD Vertex Detector Yasuhiro Sugimoto KEK 1.
Advertisements

Vertex Detector Cable Considerations Bill Cooper Fermilab VXD.
FPCCD option of ILD vertex detector Yasuhiro Sugimoto KEK for FPCCD VTX
Short Shaping-Time Tracker Performance Rich Partridge and B.S. have made a crude estimate of SST tracker material burdens. Most hard info derives from.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
HFT Geometry Considerations F.Videbæk BNL. Introduction This presentation is meant to be a living document, updated as more and better information becomes.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
HFT & PXL geometry F.Videbæk Brookhaven National Laboratory 13/9/12.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Tracking Integration Challenges Y. meeting 2013/9/25.
Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.
18 November 2010 Immanuel Gfall (HEPHY Vienna) SVD Mechanics IDM.
26 April 2013 Immanuel Gfall (HEPHY Vienna) Belle II SVD Overview.
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
, T. Tischler, CBM Collaboration Meeting, GSI Status MVD demonstrator: mechanics & integration T.Tischler, S. Amar-Youcef, M. Deveaux, D. Doering,
R&D status of FPCCD VTX and its cooling system Yasuhiro Sugimoto for FPCCD VTX group 1.
1 CLAS12/Central Tracker review. Saclay 12/09 Stéphan AUNE Central Tracker review Micromegas central & forward tracker  R&D and prototypes  CAD implantation.
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
Jochen Ebert, Uni Karlsruhe1 Powering via cooling pipes very first results.
1 R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
1 H. Pernegger/CERNIBL cooling review 15/5/2012 IBL Cooling Requirements H. Pernegger.
1 Engineering issues for FPCCD VTX Detector Y. Sugimoto KEK July 24, 2007.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
The Mechanical Structure for the SVD Upgrade
CBM Silicon Tracking System. Microstrip Detector Module Assembly and Test V.M. Pugatch Kiev Institute for Nuclear Research GSI (CBM experiment), Darmstadt.
M. Gilchriese U.S. Pixel Mechanics Overview M. G. D. Gilchriese Lawrence Berkeley National Laboratory April 2000.
FPCCD VTX Overview Yasuhiro Sugimoto KEK Tokubetsu-Suisin annual meeting 11.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
1 Jim Thomas - LBL A proposal to close the Grid Leak “it will never die” Yuri Fysiak, Jim Thomas & Gene VanBuren Eric Anderssen, Howard Wieman & Jon Wirth.
F.Videbaek PXL geometry update. PXL ladder For realistic simulation it is essential to get the proper layout of ladders. Starting point 1.SW model 2.Material.
M. Deveaux, CBM-Collaboration-Meeting, 25 – 28. Feb 2008, GSI-Darmstadt Considerations on the material budget of the CBM Micro Vertex Detector. Outline:
1 FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. 2 FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size chip; ~6mm.
R&D Status and plan for FPCCD VTX Yasuhiro Sugimoto
1 ILD meeting LAL M. Joré – Integration status Matthieu Joré – 25 th of May ILD integration status and open issues.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Status of the PSD upgrade - Problems with PSD in Be runs - Modification of cooling system - New temperature control - Upgrade of HV control system - MAPD.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD
Leo Greiner IPHC1 STAR Vertex Detector Environment with Implications for Design and Testing.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
FPCCD VTX Work Plan Y. Sugimoto 2010/1/22. FPCCD: Features and R&D issues (1/2) Small pixel size (~5  m) –Sensor development Small size; ~6mm x 6mm Full.
Cooling of GEM detector CFD _GEM 2012/03/06 E. Da RivaCFD _GEM1.
TRACKING AND VERTEXING SUMMARY Suyong Choi Korea University.
Redesign of LumiCal mechanical structure W.Daniluk, E.Kielar, J.Kotula, K.Oliwa, Wojciech Wierba, L.Zawiejski Institute of Nuclear Physics PAN Cracow,
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
Simulation of heat load at JHF decay pipe and beam dump KEK Yoshinari Hayato.
1 ILD inner region integration meeting M. Joré – Introduction ILD inner region integration meeting Welcome words Charge of the meeting The current concept.
Goals and requirements 1 st flexible geometry version Next geometry version development Conclusions and outlook A realistic and flexible VTX geometry in.
13 Januar 2011 Immanuel Gfall (HEPHY Vienna) Annekathrin Frankenberger (HEPHY Vienna) SVD Cooling Cooling Meeting Karlsuhe.
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
EC: 7 DISK concept Preliminary considerations
Straw man layout for ATLAS ID for SLHC
Preliminary thoughts on SVT services
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
Hybrid Pixel R&D and Interconnect Technologies
Cooling pipes and Space for Services
R&D status of FPCCD VTX for ILD
C.Clerc ILD session, ALCPG /03/2010
WG4 – Progress report R. Santoro and A. Tauro.
SIT AND FTD DESIGN FOR ILD
SiD Tracker Concepts M. Breidenbach
Presentation transcript:

1 Integration issues of FPCCD VTX Yasuhiro Sugimoto May 22,

2 Schematic design Very preliminary estimation of material budget has been done for –Electronics –Cooling pipe

3 Electronics (1) Flexible printed circuit (FPC) cables from double-sided ladders –If each ladder has one FPC cables/end of 1cm width and these cables run just outside of the beam pipe, 2.5 layers of FPC (9  m Kapton + 9  m Cu) covers the beam pipe of 24mm radius LayerWidth# of ladders 1 11mm mm mm17 6 Ladder parameters

4 Electronics (2) Junction box –Kapton FPC cables are connected to electronics circuit with the function of clock generator/driver and signal processor put inside an annulus of junction box which is surrounded by 0.5mm CFRP and placed outside of the SIT region –Rough estimation of the material budget is 0.3mm Kapton + 9  m Cu for PC boards (rigid-flex PCB), and 0.2mm Si for surface- mount components –These PC boards have a length of 10cm in Z, and locate surrounding the beam pipe

5 Electronics (3) Power consumption –Inside cryostat: 2112 readout channels/side  ~50W/side –Outside cryostat: Junction box which contains timing generators, clock drivers, and signal processors ~200W/side Power cables from outside to the junction box –Each power supply current is less than 25A (No power pulsing) –8mm 2 cable (R=2.2m  /m) gives  Acceptable –16 lines/side (4 kinds of voltage x2 (return ground) x2 (two half shells)) of 8mm 2 cables are enough Material budget of optical fibers is not estimated yet

6 CO2 cooling FPCCD is operated at very low temperature (-40~-30 degree) in order to improve radiation immunity We plan to use 2-phse CO2 cooling at both ends of the ladders to remove the 100W power and keep sensors at low temperature 2-phase CO2 is also used to cool the electronics inside the junction box Tube (SUS316) diameter –Inlet line, inside cryostat: 2mm/1.5mm (od/id) –Outlet line (cryo – junction box): 2mm/1.5mm –Outlet line (J.B. – outside IST): 4mm/3mm (or 2mm/1.5mm) –Tube wall thickness of 0.25mm could be much thinner Inner Support Tube should be air-tight and filled with dry air/nitrogen in order to prevent condensation

7 CO2 cooling Tube material budget –Averaged over endplate: 0.5%(Fe)+0.03%(CO2) X 0 (tube for innermost layer excluded) –This value can be reduced by using tubes with thinner wall thickness

8 Overall mechanical structure We don’t have realistic design of VTX mechanical structure Design implemented in MOKKA does not seem realistic to me, particularly Be endplate (0.494mm  5mm for SLD) –Any mechanical simulation? We need consensus on material budget to be put into the simulation

9 Ladder layout Design in MOKKA assumes a tricky ladder overlapping Shall we keep this design? Or change to a normal overlapping? (Average R is larger in case of the normal overlapping

10 Proposal for simulation model Design should be similar to CMOS option inside the cryostat, but some difference outside it For MOKKA model, combination of conservative (larger X 0 ) parts is one possible option FPCCDCMOS LadderC foamSiC foam Cooling tubeSUS? Connector at cryostat NoYes Kapton cables around BP YesNo Junction boxYesNo