Arbitrary Waveform Discussion 5.5 Example 34.

Slides:

Advertisements

Similar presentations

Quad 2-to-1 and Quad 4-to-1 Multiplexers Discussion D2.4 Example 7.

Advertisements

Edge-Triggered D Flip-Flops Discussion D4.2 Example 26.

Multiplexer as a Universal Element Discussion D2.6 Example 9.

7-Segment Display: Spartan-3 board

1 VLSI DESIGN USING VHDL Part II A workshop by Dr. Junaid Ahmed Zubairi.

Shifters Discussion D7.1 Example Bit Shifter.

Divider Discussion D7.3 Example 20.

Ring Counter Discussion D5.3 Example 32. Ring Counter if rising_edge(CLK) then for i in 0 to 2 loop s(i)

Adder Discussion D6.2 Example 17. s i = c i ^ (a i ^ b i ) c i+1 = a i * b i + c i * (a i ^ b i ) Full Adder (Appendix I)

Top-level VHDL Designs

Generic Multiplexers: Parameters Discussion D2.5 Example 8.

2-to-1 Multiplexer: if Statement Discussion D2.1 Example 4.

Decoders and Encoders Lecture L4.2. Decoders and Encoders Binary Decoders Binary Encoders Priority Encoders.

Logic Design Fundamentals - 3 Discussion D3.2. Logic Design Fundamentals - 3 Basic Gates Basic Combinational Circuits Basic Sequential Circuits.

Introduction to VHDL VHDL Tutorial R. E. Haskell and D. M. Hanna T1: Combinational Logic Circuits.

Registers VHDL Tutorial R. E. Haskell and D. M. Hanna T2: Sequential Logic Circuits.

Integer Square Root.

Simple Sequential Circuits in VHDL. Contents Sequential circuit examples: - SR latch in dataflow style - D flip-flop in behavioral style - shift register.

6/27/20061 Sequence Detectors Lecture Notes – Lab 5 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.

Single-Cycle Instructions VHDL Tutorial R. E. Haskell and D. M. Hanna T5: VHDL ROM.

FPGAs and VHDL Lecture L12.1. FPGAs and VHDL Field Programmable Gate Arrays (FPGAs) VHDL –2 x 1 MUX –4 x 1 MUX –An Adder –Binary-to-BCD Converter –A Register.

Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.

4-to-1 Multiplexer: case Statement Discussion D2.3 Example 6.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Digilab 7-Segment Displays Lab 4. selyInstruction name “000”true if b = a false otherwise = “001”true if b /= a false otherwise “010”true if b < a.

Finite State Machines Discussion D8.1 Example 36.

7-Segment Displays Digilent Spartan 3 Board Discussion DS-4.2.

7-Segment Displays VHDL Tutorial R. E. Haskell and D. M. Hanna T4: Xilinx LogiBLOX.

Registers Lab 5 Mano and Kime Sections 5-2, 5-3, 5-7.

Binary-to-BCD Converter

4-Bit Binary-to-BCD Converter: case Statement

Shift Registers Discussion D5.2 Example Bit Shift Register qs(3) qs(2) qs(1) qs(0) if rising_edge(CLK) then for i in 0 to 2 loop s(i) := s(i+1);

Random-Access Memory Distributed and Block RAM Discussion D10.3 Example 41.

4-bit Shift Register. 2-bit Register Serial-in-serial-out Shift Register.

1 Part V: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

Designing with FPGAs ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

VHDL for Combinational Circuits. VHDL We Know Simple assignment statements –f

Main Project : Simple Processor Mini-Project : 3-bit binary counter (using 7400 series) Memory By Oluwayomi B. Adamo.

2’s Complement 4-Bit Saturator Discussion D2.8 Lab 2.

4-to-1 Multiplexer: Module Instantiation Discussion D2.2 Example 5.

Copyright (c) 2003 by Valery Sklyarov and Iouliia Skliarova: DETUA, IEETA, Aveiro University, Portugal.

2/10/07DSD,USIT,GGSIPU1 BCD adder KB3B2B1B0CD3D2D1D

 Seattle Pacific University EE Logic System DesignCounters-1 Shift Registers DQ clk DQ DQ ShiftIn Q3Q3 Q2Q2 DQ Q1Q1 Q0Q0 A shift register shifts.

1 Part III: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.

CEC 220 Digital Circuit Design VHDL in Sequential Logic Wednesday, March 25 CEC 220 Digital Circuit Design Slide 1 of 13.

Sequential Logic Design by VHDL

VHDL ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.

Lecture 11 Xilinx FPGA Memories Part 2

Registers and Counters Discussion D8.1. Logic Design Fundamentals - 3 Registers Counters Shift Registers.

Combinational logic circuit

LAB #6 Sequential Logic Design (Flip Flops, Shift Registers)

Main Project : Simple Processor Mini-Project : Vending Machine Memory

Describing Combinational Logic Using Processes

CHAPTER 17 VHDL FOR SEQUENTIAL LOGIC

Part IV: VHDL CODING.

Algorithmic State Machine (ASM) Charts: VHDL Code & Timing Diagrams

CHAPTER 17 VHDL FOR SEQUENTIAL LOGIC

مدار های ترکیبی دیکدر لامپ های هفت قسمتی یکی از دیکدر هایی که اغلب به کار برده می شود،دیکدر 4 به 7 برای تبدیل کد bcd به کد هفت بیتی برای لامپ های seven.

A Data Stack CoreGen Discussion 12.1.

Concurrent vs Sequential

A Greatest Common Divisor (GCD) Processor

Fibonacci Sequence Lecture L4.1 Lab 3.

Fast, Asynchronous SRAM

Data Stack and Return Stack

4-Input Gates VHDL for Loops

디 지 털 시 스 템 설 계 UP2 Kit를 이용한 카운터 설계

Digital Logic with VHDL

(Sequential-Circuit Building Blocks)

Presentation transcript:

Arbitrary Waveform Discussion 5.5 Example 34

Recall Divide-by-8 Counter s0 0 0 0 0 0 1 s1 0 0 1 0 1 0 s2 0 1 0 0 1 1 s3 0 1 1 1 0 0 s4 1 0 0 1 0 1 s5 1 0 1 1 1 0 s6 1 1 0 1 1 1 s7 1 1 1 0 0 0 State q2 q1 q0 D2 D1 D0 Present state Next state Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary waveform.

Example State q2 q1 q0 D2 D1 D0 y q2 q1 q0 00 01 11 10 1 s0 0 0 0 0 0 1 1 s1 0 0 1 0 1 0 1 s2 0 1 0 0 1 1 0 s3 0 1 1 1 0 0 0 s4 1 0 0 1 0 1 0 s5 1 0 1 1 1 0 1 s6 1 1 0 1 1 1 0 s7 1 1 1 0 0 0 1 y = ~q2 & ~q1 | q2 & q0 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1

International Morse Code

Generating a Morse code A using a 3-bit divide-by-8 counter

K-map for finding A

-- Example 34: Morse code for A library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_unsigned.all; entity morsea is port( clr : in STD_LOGIC; clk : in STD_LOGIC; a : out STD_LOGIC ); end morsea; architecture morsea of morsea is signal q: STD_LOGIC_VECTOR(2 downto 0); begin -- 3-bit counter process(clk, clr) if clr = '1' then q <= "000"; elsif clk'event and clk = '1' then q <= q + 1; end if; end process; a <= (not q(1) and q(0)) or (q(2) and not q(0));

Aldec Active-HDL Simulation