1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion.

Slides:



Advertisements
Similar presentations
ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
Advertisements

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.
Registers and Counters
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.
Programmable Interval Timer
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Bits and Bytes + Controlling 8 LED with 3 Pins Binary Counting and Shift Registers.
1 Computer Communication & Networks Lecture 6 Physical Layer: Digital Transmission Waleed Ejaz
SLIP-2008, Newcastle upon Tyne, UKApril 5, 2008 Parallel vs. Serial On-Chip Communication Rostislav (Reuven) Dobkin Arkadiy Morgenshtein Avinoam Kolodny.
1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
6/12/20151 Sequence Detectors Lecture Notes – Lab 4 Sequence detection is the act of recognizing a predefined series of inputs A sequence detector is a.
Counters and Registers
MICRO-MODEM RELIABILITY SOLUTION FOR NOC COMMUNICATIONS Arkadiy Morgenshtein, Evgeny Bolotin, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel.
LOW-LEAKAGE REPEATERS FOR NETWORK-ON-CHIP INTERCONNECTS Arkadiy Morgenshtein, Israel Cidon, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of.
1 Link Division Multiplexing (LDM) for NoC Links IEEE 2006 LDM Link Division Multiplexing Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion –
William Stallings Data and Computer Communications 7th Edition
11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.
ENGIN112 L27: Counters November 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 27 Counters.
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
7-1 Digital Serial Input/Output Two basic approaches  Synchronous shared common clock signal all devices synchronised with the shared clock signal data.
ELEN 468 Advanced Logic Design
1 CMPT 371 Data Communications and Networking Spread Spectrum.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
Local Asynchronous Communications. Bit-wise data transmission Data transmission requires: Encoding bits as energy Transmitting energy through medium Decoding.
SEQUENTIAL CIRCUITS USING TTL 74XX ICS
Sequential Circuits Chapter 4 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer,  S.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 8 – Memory Basics Logic and Computer Design.

Dr. H.v.d.Biggelaar / Mar3-Ver2 / 1 Engineering Technology Dr. H.v.d.Biggelaar March 22, 2000 State Machines in VHDL.
DARPA Digital Audio Receiver, Processor and Amplifier Group Z James Cotton Bobak Nazer Ryan Verret.
Spring EE 437 Lillevik 437s06-l2 University of Portland School of Engineering Advanced Computer Architecture Lecture 2 NSD with MUX and ROM Class.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
CHAPTER 6 MODULAR SQUENTIAL CIRCUITS & APPLICATIONS
Engineering Lecture1: Logic Circuits & Concepts about basic Electrical Engineering Devices by Christin Sander.
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
1 4-Integrating Peripherals in Embedded Systems. 2 Introduction Single-purpose processors  Performs specific computation task  Custom single-purpose.
Unit 4 Design and Synthesis of Datapath Controllers
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
Universal Asynchronous Receiver/Transmitter (UART)
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
Professor Tarek Saadawi Rm 529 X7263 Office Hours: Thursday 12 – 1:30 Also random in Tuesday Local and Metroplitan Area Networks (I-7000)
Computer Communication & Networks Lecture # 05 Physical Layer: Signals & Digital Transmission Nadeem Majeed Choudhary
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use ECE/CS 352: Digital Systems.
SEQUENTIAL CIRCUITS Component Design and Use. Register with Parallel Load  Register: Group of Flip-Flops  Ex: D Flip-Flops  Holds a Word of Data 
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
Ch 5. Logic Design with MSI Components. Csci 2021 Srping02 2 VHDL The U.S. Department of Defense (DoD) supported the development of VHDL (VHSIC hardware.
Reaction Timer Project
RTL Hardware Design by P. Chu Chapter Poor design practice and remedy 2. More counters 3. Register as fast temporary storage 4. Pipelined circuit.
DLD Lecture 26 Finite State Machine Design Procedure.
EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.
FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)
© 2009 Pearson Education, Upper Saddle River, NJ All Rights Reserved Floyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 22 Memory Definitions Memory ─ A collection of storage cells together with the necessary.
HP Labs 1 IEEE Infocom 2003 End-to-End Congestion Control for InfiniBand Jose Renato Santos, Yoshio Turner, John Janakiraman HP Labs.
RTL Hardware Design by P. Chu Chapter 9 – ECE420 (CSUN) Mirzaei 1 Sequential Circuit Design: Practice Shahnam Mirzaei, PhD Spring 2016 California State.
Status and Plans for Xilinx Development
Serial Communications
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Registers and Counters
CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)
Instructor: Alexander Stoytchev
Israel Cidon, Ran Ginosar and Avinoam Kolodny
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN
Introduction to Sequential Circuits
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Figure 8.1. The general form of a sequential circuit.
Low Power Digital Design
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Presentation transcript:

1 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Asynchronous Bit-stream Compression Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar Technion – Israel Institute of Technology MATRICS Research Group, Electrical Engineering Department Technion – Israel Institute of Technology Haifa, Israel MATRICS Research Group

2 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Background & Motivation

3 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Synchronous Serial Link  Fast Clock generation is problematic  Sensitive to timing uncertainty on chip

4 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Asynchronous Serial Link Fast operation No need for clock Insensitive to timing uncertainty

5 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Motivation solution Compression Bit-stream CompressionAsynchronous (ABC) Limited Bandwidth

6 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Concept

7 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Data S P LEDR Asynchronous Signaling Level Encoded Dual Rail Each bit on two wires One wire (S) is the state (0, 1) The other wire (P) helps with phase To change from one value to the next: –If different value, toggle S –If same value, toggle P Only one wire toggles No need for Clock!

8 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Data S P LEDR ABC Concept Level Encoded Dual Rail Each bit on two wires One wire (S) is the state (0, 1) The other wire (P) helps with phase To change from one value to the next: –If different value, toggle S –If same value, toggle P Only one wire toggles No need for Clock! What if… both signals would toggle?

9 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Concept Asynchronous Bit-stream Compression Identify a sequence of identical bits Mark the beginning of the sequence by one of the ABC transitions Transmit the length of the sequence Mark the end of the encoding by one of the ABC transitions. The new transitions can be used for:

10 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Data S P sequence ticks saved LEDR S P ABC Example of ABC Savings Beginning of compression is marked by ABC transition The length of the sequence is encoded and transmitted The end of the compression is marked by ABC transition Transmission continues in regular LEDR mode Transmission starts in regular LEDR mode

11 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Architecture

12 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Transmitter

13 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Transmitter Sequence Detectors Scan Windows Eight 2-bit XORs XORs compare sequent bits Sequence Detectors Identify sequences Store the indices and lengths in sequence registers

14 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Transmitter Controller Sequence Stapler Combines sequences Produce final indices Controller Signals when compression starts and ends Transmits the sequence length Moves the pointer of MUX to next bit after the sequence

15 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Transmitter ABC State Machine LEDR mode Standard protocol One signal toggles each time ABC mode Compression performed ABC activated by Controller ABC transitions symbolize the start and the end of compression

16 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Receiver

17 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Receiver Clock Generator Translates the transitions in S and P signals into clock pulses. Synchronizes the data storage in the register, controls the FSM. Identify the ABC transitions used for compression beginning. Toggles the input to FSM when ABC starts, switching to a different operation mode.

18 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Receiver Enabling Decoder Converts the data from serial to parallel. Provides enable signals to all cells for data storage In LEDR only one cell is enabled in every cycle In ABC multiple cells are enabled according to from and till indices. All the cells in ABC get the same value in one cycle - fast storage

19 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC Receiver Count mode With each clock an internal counter is increased by one. The counter controls the enabling decoder. Comp_Decode mode Activated when the length is received Creates the from and till signals for Enabling Decoder Returns to Count at next clock Comp_Decode mode Activated when ABC identified Stable while the sequence length code is received Receiver FSM

20 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Design Considerations Trade-offs + Maximal throughput - Increased area and power Add a register to contain two packets. Detect sequences in one packet while transmitting the other packet. + No additional register is needed - Increased transmission time Delaying the transmission by 8 clocks. Allow the scanning of all the bits and detection of the sequences. + Reduced latency, area and power - Reduced ABC compression efficiency Transmit the first 8 bits without ABC. Scan and detect sequences in the remaining 24 bits. Alternative our architecture

21 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Results

22 Asynchronous Bit-stream Compression (ABC) IEEE 2006 ABC in Random Packets ABC system - transmitter, receiver and 32-bit registers - was designed using VHDL Transmission time evaluation of the uncompressed packet was 655ns For maximal compression rate, the transmission time was reduced by 55% to 295ns Simulation of ABC with a series of 100 random packets with various number and lengths of sequences

23 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Image Transmission by ABC (c)(b)(a) Image Image size [kb] TX original [ms] TX by ABC [ms] TX reduction [%] Images with various differentiation were used for ABC effectiveness evaluation

24 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Summary Asynchronous Bit-stream Compression proposed ABC targets improvement of BW utilization Significant saving in transmission time and power ABC interfaces were implemented and simulated Number of transitions was reduced by up to 54%

25 Asynchronous Bit-stream Compression (ABC) IEEE 2006 Questions?