RAMP Retreat August 2008 Christos Kozyrakis Pervasive Parallelism Laboratory Stanford University

Slides:



Advertisements
Similar presentations
Pathway Planning – a model for study initiation or troubleshooting.
Advertisements

System Simulation Of 1000-cores Heterogeneous SoCs Shivani Raghav Embedded System Laboratory (ESL) Ecole Polytechnique Federale de Lausanne (EPFL)
Cache Coherent Distributed Shared Memory. Motivations Small processor count –SMP machines –Single shared memory with multiple processors interconnected.
Tier 1 Breakout Topics How to study a 100,000-core system (yes that is 100K) using RAMP technologies? Krste What "great" research questions can RAMP help.
Computer Architecture Lab at Combining Simulators and FPGAs “An Out-of-Body Experience” Eric S. Chung, Brian Gold, James C. Hoe, Babak Falsafi {echung,
RAMP Sharing (Playing well with others) John Davis, Christos Kozyrakis, Chuck Thacker, Takefumi Miyoshi, Shinya Takamaeda, Phillip Jones, Tayo Oguntebi,
1 Jan 07 RAMP PI Report: Plans until next Retreat & Beyond Krste Asanovíc (MIT), Derek Chiou (Texas), James Hoe(CMU), Christos Kozyrakis (Stanford), Shih-Lien.
1 RAMP White RAMP Retreat, BWRC, Berkeley, CA 20 January 2006 RAMP collaborators: Arvind (MIT), Krste Asanovíc (MIT), Derek Chiou (Texas), James Hoe (CMU),
1 RAMP Implementation J. Wawrzynek. 2 RDL supports multiple platforms:  XUP, pure software, BEE2 BEE2 will be the standard RAMP platform for the next.
June 2007 RAMP Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 10 June, 2007.
© Derek Chiou 1 RAMP-White Derek Chiou and Hari Angepat The University of Texas at Austin Supported in part by DOE, NSF, IBM, Intel, and Xilinx.
RAMP Summer Retreat 2008 Breakout Reports RAMP Summer Retreat 2008 Attendees (Compiled by Greg Gibeling)
Ramp January 2007 retreat Xilinx XUP and RAMP donations Paul Hartke Kees Vissers Patrick Lysaght.
RAMP Breakout Reports Krste Asanovic, Derek Chiou, James Hoe, Christos Kozyrakis, Mark Oskin, Chuck Thacker, John Wawrzynek 1/11/2007 (Composed by Greg.
Metrics for Evaluating ICEBERG ICEBERG Retreat Breakout Session Jan 11, 2000 Coordinators: Chen-Nee Chuah & Jimmy Shih.
Ramp august 2008 retreat Xilinx RAMP donations Kees Vissers Paul Hartke Xilinx Research.
BEEKeeper Remote Management and Debugging of Large FPGA Clusters Terry Filiba Navtej Sadhal.
Chapter 8 Prototyping and Rapid Application Development
IS 421 Information Systems Management James Nowotarski 16 September 2002.
Welcome!. Goals XLDB Goals 1.Identify trends, commonalities and major roadblocks related to building extremely large databases 2.Bridge the gap between.
RAMP 1 RAMP Tutorial and Workshop, ISCA 2007 Wrap-up Release Schedule More information – RAMP website:
1/10/07Winter RAMP Retreat1 Research Accelerator for Multiple Processors Welcome to Winter Retreat, 2007! John Wawrzynek Computer Science Division UC Berkeley.
1 Breakout thoughts (compiled with N. Carter): Where will RAMP be in 3-5 Years (What is RAMP, where is it going?) Is it still RAMP if it is mapping onto.
1 RAMP Tutorial Introduction/Overview Krste Asanovic UC Berkeley RAMP Tutorial, ASPLOS, Seattle, WA March 2, 2008.
Climate Machine Update David Donofrio RAMP Retreat 8/20/2008.
January 2007 RAMP Retreat BEE3 Update Chuck Thacker Technical Fellow Microsoft Research 11 January, 2007.
Murali Vijayaraghavan MIT Computer Science and Artificial Intelligence Laboratory RAMP Retreat, UC Berkeley, January 11, 2007 A Shared.
1 Some things we think we learned & the road ahead The RAMPants (as prepared by Mark Oskin) But first, let us thank you for the invaluable feedback you.
RAMP Retreat Summer 2006 Break Session Leaders & Questions Greg Gibeling, Derek Chiou, James Hoe, John Wawrzynek & Christos Kozyrakis 6/21/2006.
Recovery Oriented Computing: Update Armando Fox (in loco Patterson) Summer ROC Retreat, June 2002.
1 “Embedded” RAMP Workshop 8/23/06 bee2.eecs.berkeley.edu/wiki/embedded.
1 RAMP Breakout 1 Question 3 What are the standard distribution target machines? In what form should they be distributed? or What kind of infrastructure.
Moodle Day 2010 [ Wednesday 23 June 2010 ] e-Learning team Learning & Teaching Enhancement Office go.bath.ac.uk/e-learning
Constructive Computer Architecture Tutorial 4: SMIPS on FPGA Andy Wright 6.S195 TA October 7, 2013http://csg.csail.mit.edu/6.s195T04-1.
Teaching Fellow Admissions Tutor for Computer Science Director of Undergraduate Studies.
SEDCL/Platform Lab Retreat John Ousterhout Stanford University.
2014 E DUCATIONAL T ECHNOLOGY P LAN P ROJECT K ICKOFF.
Australian Access Federation Robert Hazeltine Identity and Access Management Enterprise Systems Office.
IP-Based Emergency Applications and Services for Next Generation Networks PEACE Presented by Suji Gunaratne PhD.
Welcome & Overview Brian Cason Chief Operating Officer Blue Horseshoe
Advancing Computational Science in Academic Institutions Organisers: Dan Katz – University of Chicago Gabrielle Allen – Louisiana State University Rob.
RAMPing Down Chuck Thacker Microsoft Research August 2010.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
1 RAMP Infrastructure Status Daniel Burke 19 Aug 08.
National Center for Supercomputing Applications Barbara S. Minsker, Ph.D. Associate Professor National Center for Supercomputing Applications and Department.
Next Generation Operating Systems Zeljko Susnjar, Cisco CTG June 2015.
© 2011 theIDLgroup Welcome Workshop on integrating Social Protection, DRR and CCA UNECA, Addis Ababa 14 th – 17 th March 2011.
HPC Centres and Strategies for Advancing Computational Science in Academic Institutions Organisers: Dan Katz – University of Chicago Gabrielle Allen –
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
Company Update and Future Direction Romax European User Forum 2015 Andy Poon, Group CEO September 29 th, 2015.
1 JTERM - III Workshop Summary Dan Green LPC co- coordinator.
Teaching The Principles Of System Design, Platform Development and Hardware Acceleration Tim Kranich
1 Retreat (Advance) John Wawrzynek UC Berkeley January 15, 2009.
Tracking Functionality Changes in IRI: A Distance Education Software System C. Michael Overstreet, Kurt Maly, Ayman Abdel-Hamid, Ye Wang Old Dominion University.
Real-Time System-On-A-Chip Emulation.  Introduction  Describing SOC Designs  System-Level Design Flow  SOC Implemantation Paths-Emulation and.
3/12/07CS Visit Days1 A Sea Change in Processor Design Uniprocessor SpecInt Performance: From Hennessy and Patterson, Computer Architecture: A Quantitative.
Students: Inna Sigal and Yuval Bar-Tal Supervisor: Tsachi Martsiano Spring 2015.
Implementing RISC Multi Core Processor Using HLS Language - BLUESPEC Liam Wigdor Instructor Mony Orbach Shirel Josef Semesterial Winter 2013.
Welcome to the Island Parent Information
Materials Science & Engineering University of Michigan
Please do not distribute
Andrew Putnam University of Washington RAMP Retreat January 17, 2008
Derek Chiou The University of Texas at Austin
RAMP Retreat, UC Berkeley
Course Agenda DSP Design Flow.
Combining Simulators and FPGAs “An Out-of-Body Experience”
Territorial tools and structures for the post-2020
Geo-Needs An NSF funded project to explore barriers and opportunities for enhancing geoscience instruction at two-year colleges and minority-serving institutions.
Sphero Racing League Overview
Hyoukjun Kwon Michael Pellauer Tushar Krishna
Presentation transcript:

RAMP Retreat August 2008 Christos Kozyrakis Pervasive Parallelism Laboratory Stanford University

Agenda - Tuesday 8/19 11:45Lunch 13:00Session 1 Welcome, Kozyrakis New Vision of RAMP, Wawrzynek BEE3 update, Chang RAMP infrastructure, Burke Xilinx XUP, Vissers 14:50Break 15:20Group discussion 16:05Short break 16:20Session 2 Thermal modeling, Mahai RAMP-White/FAST-MP, Angepat Protoflex, Papamichael 15:50Posters/demos 18:50Dinner 19:50Open mike (1h)

Agenda - Wednesday 8/20/08 8:30Breakfast 9:00Session 1 IBM/MIT PPC, Tseng Climate Machine, Donfrio Group discussion 10:30 Break 11:00Session 2 RAMP-Gold update, Tan HAsim update, Parashar Group discussion Breakout intro 12:10Lunch/Breakout 13:30Session 3 OpenSparc, TBA Stanford PPL, Kozyrakis Group discussion 14:40Breakout reports 15:20Visitor feedback 16:20Wrapup 16:30PI meeting

Retreat Logistics Wireless access Wireless network: Stanford Username: “rampretreat08” Password: “rampretreat08” Staff support Teresa Lynn (Stanford CSL, Webpage Allen Hopkins (Berkeley, Mail him your slides Funding NSF

RAMP: Research Accelerator for Multiple Processors Goal:Invent an infrastructure for cycle- accurate emulators many-core systems using FPGAs Not goals: FPGA computing, gate-level sim Reasons Rapid design space exploration Scalability High confidence on results Early platform for software development

RAMP - Phase 1 The base board: BEE2 The tools: Verilog, RDL, Bluespec The designs: Red, Blue, White Successes Working designs, 2 well attended tutorials, growing team, industrial involvement, … Lessons learned Requirements for new board (BEE3) Advantages and limitations of approaches Prototypes, emulation, co-emulation, … Need for sharing at higher levels Above RTL in a HW-independent manner

This Retreat: Start RAMP Phase 2 The base board: BEE3 Discussion on (Common) targets & tools Infrastructure for sharing Dissemination outside of the core team …

Retreat Etiquette Actively participate in the discussion Lots of scheduled discussion time & breaks Tell us your opinion & ask questions Be open to research ideas Ignore web/ for 1.5 days

Update from 2008 Olympics

Interesting Olympics Facts Olympics medals per capita #7 Saint Kitts & Nevis (256/10m) #9 Bahamas (198/10m) #19 Greece (118/10m) #25 Tonga (78/10m) #28 USA (71/10m) Total medal count since 1912 Games Berkeley: 155 Stanford: 206 Sources: Calbears.com, Gostanford.com

Breakout Topics Potential topics Layered specification of interfaces (lead Joel?) What is our OSI mode equivalent? How do we facilitate sharing at multiple levels? Target functionality & uses (lead James?) Compelling use scenarios for us and other users? Physical implementation (lead Chuck?) Boards, challenges, roadmap, sharing … RAMP as a service Providing online HW platforms & tools (lead Dan?) The update