Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.

Slides:



Advertisements
Similar presentations
Chiche Ronic Caceres Thierry Duarte Olivier
Advertisements

Service Board Production Test Rafael Nobrega LHCb Roma1.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
Selection Board PRR G. Avoni, I. Lax, U. Marconi INFN Bologna PRR, 13/6/06.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 6 February 2003 Status of SPECS  SPECS-SLAVE architecture I2C implementation JTAG implementation.
04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
Status of the Optical Multiplexer Board 9U Prototype This poster presents the architecture and the status of the Optical Multiplexer Board (OMB) 9U for.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France LHCb upgrade meeting Tests tools Status for Analog and Digital parts  Tools to test.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France LHCb upgrade meeting Tests tools for Analog and Digital parts  Typical acquisition sequence.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Calorimeter upgrade meeting Olivier Duarte Upgrade calo FE review Comments : Digital.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
The High Voltage, Monitoring and Control systems of the Hadronic and Electromagnetic calorimeters are essentially slow control based, and therefore are.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
1 L0 Calorimeter Trigger LHCb Bologna CSN1 Assisi, 22/9/04 U. Marconi INFN Sezione di Bologna.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
Calorimeter upgrade meeting - Wednesday, 11 December 2013 LHCb Calorimeter Upgrade : CROC board architecture overview ECAL-HCAL font-end crate  Short.
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
11/01/2006Wilco Vink / Martin van Beuzekom / L. Wiggers L0 ECS Workshop Pile-Up System.
Understanding Data Acquisition System for N- XYTER.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
PCI Target Interface Discussion: Using PCI-104
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
Glue Card Test Procedures Flavio Fontanelli, Pino Mini`, Mario Sannino.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
TTCrx Issues M.Matveev Rice University December 17, 2009.
OPERA GENERAL MEETING Gran Sasso, May 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien,
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Test Setup for FE-I3 single chips / modules, FE-I4_proto1 and for full scale FE-I4 Marlon Barbero, Bonn.
1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.
OPERA TT MEETING BRUSSELS, April 11, 2003 Status of the OPERA DAQ Status of the OPERA DAQ D.Autiero, J.Marteau T.Descombes  informatics S.Gardien, C.Girerd,
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
Beam diagnostics developments at LAPP: Digital part CTF3 Collaboration Meeting Louis Bellier, Richard Hermel, Yannis Karyotakis, Jean Tassan,
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
CCU25 Communication and Control Unit ASIC in CMOS 0.25 μm Ch.Paillard
BPM stripline acquisition in CLEX Sébastien Vilalte.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
17 October 2002Electronics DivisionViraj Perera RAL TCM, GIO, CAN & TTCRx Adam Davis.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Jun 18th 2009 SPECS system D.Charlet The SPECS field bus ACTEL APA 150 GLUE.
SRTSC A LabVIEW based Test and Hardware Configuration System for SRS Volkan Gezer Eskisehir Osmangazi University & CERN.
LHCb Outer Tracker Upgrade Actel FPGA based Architecture 117 januari 2013 Outline ◦ Front end box Architecture ◦ Actel TDC ◦ Data GBT interface ◦ Data.
Common Readout Unit (CRU) workshop CERN Mars 2016
Status of the OPERA DAQ D.Autiero, J.Marteau
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Production Firmware - status Components TOTFED - status
CCS Hardware Test and Commissioning Plan
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
University of Illinois, at Urbana-Champaign
8-layer PC Board, 2 Ball-Grid Array FPGA’s, 718 Components/Board
Tests Front-end card Status
Presentation transcript:

Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE mezzanine board  Ground isolation  Development schedule

LHCb week February 2003 D.Charlet PCI SPECS Master Board PCI connector PC mother board PCI SPECS Master board LVDS drivers 4 SPECS Masters + 1 SPECS Slave APEX 20K200E PQFP 240 PCI target interface PLX 9030 PQFP 176 RJ45 SPECS or JTAG LVDS bus SPECS or I2C LVDS bus SPECS LVDS bus PCI bus PLX local bus SPECS bus RJ45 LVDS drivers LVDS drivers LVDS drivers SPECS LVDS bus Firmware version 2.0

LHCb week February 2003 D.Charlet SPECS new implementation RJ 45 Differential to TTL MS_SDA MS_SCL SM_SDA SM_SCL RJ 45 Differential to TTL MS_SDA MS_SCL SM_SDA SM_SCL SPECS bus (4 diff pairs) (up to 100m) SPECS slave Mezzanine board SPECS master PCI board

LHCb week February 2003 D.Charlet On detector I2C implementation SDA SCL On detector Remote board OC SPECS slave Mezzanine board Detector board On detector chips vcc DS92LV010A

LHCb week February 2003 D.Charlet SPECS-SLAVE chip

LHCb week February 2003 D.Charlet Architecture of SPECS slave FPGA

LHCb week February 2003 D.Charlet SPECS slave chip pinout 1

LHCb week February 2003 D.Charlet SPECS slave chip pinout 2

LHCb week February 2003 D.Charlet SPECS slave mezzanine board

LHCb week February 2003 D.Charlet Functionalities of the mezzanine  8 switches will be available to fix the SPECS slave address and 4 for the broadcast group address (one by type of board for instance).  One PROM will allow the ECS system to get information about the concerned front-end element. It will be mounted on a socket.  8 software programmable I2C/JTAG differential outputs. Each of them can individually be dedicated to one type of bus.  One local I2C bus and one local JTAG bus.  One parallel bus.  One decoder for the channel B of the TTCrx will be implemented within the SPECS slave chip. It will decode the necessary functions (currently L0 counter reset and Test pulse). Others ?  One 32-bit static register to control the local environment (would 16 be enough ? ). We are looking at the possibility to put an 8 bit ADC on this board, for slow measurements like temperature, etc... The problem is actually to find a sufficiently rad-hard one …

LHCb week February 2003 D.Charlet SPECS slave mezzanine board implentation

LHCb week February 2003 D.Charlet Ground isolation implementation proposal Baracks 100m Top of detector Crate "Controller" Specs slave 21 boards Point to point Clock distribution Optional insulation crate Optical link ?

LHCb week February 2003 D.Charlet Schedule for the SPECS system Firmware version 2.0 Beta PCI Master board vesrsion 1 Firmware version 2.0 Windows Software FebruaryMarchApril Version 2.1 Documentation Linux Software May PCI Master board version 2 JuneJuly SPECS-Slave mezzanine board