1 Recursive Learning Madhurima Maddela. ELEC 7250 04/26/052 Decision Tree Traditionally used to branch and bound in the search space to generate test.

Slides:



Advertisements
Similar presentations
Hybrid BDD and All-SAT Method for Model Checking Orna Grumberg Joint work with Assaf Schuster and Avi Yadgar Technion – Israel Institute of Technology.
Advertisements

Representing Boolean Functions for Symbolic Model Checking Supratik Chakraborty IIT Bombay.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 121 Lecture 12 Advanced Combinational ATPG Algorithms  FAN – Multiple Backtrace (1983)  TOPS – Dominators.
Appendix: Other ATPG algorithms 1. TOPS – Dominators Kirkland and Mercer (1987) n Dominator of g – all paths from g to PO must pass through the dominator.
Dana Nau: Lecture slides for Automated Planning Licensed under the Creative Commons Attribution-NonCommercial-ShareAlike License:
Proofs from SAT Solvers Yeting Ge ACSys NYU Nov
ECE 667 Synthesis & Verification - SAT 1 ECE 667 ECE 667 Synthesis and Verification of Digital Systems Boolean SAT CNF Representation Slides adopted (with.
1 Boolean Satisfiability in Electronic Design Automation (EDA ) By Kunal P. Ganeshpure.
Nov. 29, 2005 ELEC Class Presentation 1 Logic Redesign for Low Power ELEC 6970 Project Presentation By Nitin Yogi.
Presented by Ed Clarke Slides borrowed from P. Chauhan and C. Bartzis
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11alt1 Lecture 11alt Advances in Combinational ATPG Algorithms  Branch and Bound Search  FAN – Multiple.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
GRASP-an efficient SAT solver Pankaj Chauhan. 6/19/ : GRASP and Chaff2 What is SAT? Given a propositional formula in CNF, find an assignment.
Logic Synthesis 5 Outline –Multi-Level Logic Optimization –Recursive Learning - HANNIBAL Goal –Understand recursive learning –Understand HANNIBAL algorithms.
GRASP SAT solver Presented by Constantinos Bartzis Slides borrowed from Pankaj Chauhan J. Marques-Silva and K. Sakallah.
Efficient Reachability Checking using Sequential SAT G. Parthasarathy, M. K. Iyer, K.-T.Cheng, Li. C. Wang Department of ECE University of California –
SAT Algorithms in EDA Applications Mukul R. Prasad Dept. of Electrical Engineering & Computer Sciences University of California-Berkeley EE219B Seminar.
Solving Boolean Satisfiability (SAT) Problem Using the Unate Recursive Paradigm Priyank Kalla, Maciej Ciesielski Dept. of Elec. & Comp. Engineering University.
Comparison of LFSR and CA for BIST
Logic Verification 1 Outline –Logic Verification Problem –Verification Approaches –Recursive Learning Approach Goal –Understand verification problem –Understand.
ENGG3190 Logic Synthesis “Boolean Satisfiability” Winter 2014 S. Areibi School of Engineering University of Guelph.
GRASP: A Search Algorithm for Propositional Satisfiability EE878C Homework #2 2002/11/1 KAIST, EECS ICS Lab Lee, Dongsoo.
Functional Timing Analysis Made Fast and General Presenter: Yi-Ting Chung Advisor: Jie-Hong Roland Jiang 03/09/2012 Graduate Institute of Electronics Engineering,
Unit II Test Generation
VLSI Testing Lecture 7: Combinational ATPG
Boolean Satisfiability and SAT Solvers
MBSat Satisfiability Program and Heuristics Brief Overview VLSI Testing B Marc Boulé April 2001 McGill University Electrical and Computer Engineering.
Robust Low Power VLSI ECE 7502 S2015 Fault Diagnosis and Logic Debugging Using Boolean Satisfiability ECE 7502 Class Discussion Benjamin Melton Thursday.
What is an And Gate? It is a digital circuit that produce logical operations The logical operations are call Boolean logical Boolean operation consist.
INTRODUCTION TO ARTIFICIAL INTELLIGENCE COS302 MICHAEL L. LITTMAN FALL 2001 Satisfiability.
Muralidharan Venkatasubramanian Vishwani D. Agrawal
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 23: April 20, 2015 Static Timing Analysis and Multi-Level Speedup.
PhD Projects Rahul Santhanam University of Edinburgh.
On the Relation between SAT and BDDs for Equivalence Checking Sherief Reda Rolf Drechsler Alex Orailoglu Computer Science & Engineering Dept. University.
Boolean Satisfiability Present and Future
1 Solving problems by searching Chapter 3. Depth First Search Expand deepest unexpanded node The root is examined first; then the left child of the root;
Manufacture Testing of Digital Circuits
Solving the Logic Satisfiability problem Solving the Logic Satisfiability problem Jesus De Loera.
Custom Computing Machines for the Set Covering Problem Paper Written By: Christian Plessl and Marco Platzner Swiss Federal Institute of Technology, 2002.
SAT Solving As implemented in - DPLL solvers: GRASP, Chaff and
1 Boolean Satisfiability (SAT) Class Presentation By Girish Paladugu.
Penn ESE535 Spring DeHon 1 ESE535: Electronic Design Automation Day 20: April 4, 2011 Static Timing Analysis and Multi-Level Speedup.
SAT tutorial1 Boolean Satisfiability in Electronic Design Automation Karem A. Sakallah EECS Department University of Michigan João Marques Silva Informatics.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Presented By Anna Fariha Roll : SN – 213 MS, 1 st Semester Session: Boolean Matching.
On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
Hybrid BDD and All-SAT Method for Model Checking
Hardware Acceleration of A Boolean Satisfiability Solver
Inference and search for the propositional satisfiability problem
The Analysis of Cyclic Circuits with Boolean Satisfiability
Lecture 9 Advanced Combinational ATPG Algorithms
Algorithms and representations Structural vs. functional test
Boolean Satisfiability in Electronic Design Automation
VLSI Testing Lecture 7: Combinational ATPG
CPE/EE 428, CPE 528 Testing Combinational Logic (5)
LPSAT: A Unified Approach to RTL Satisfiability
NP-Completeness Proofs
Introduction to the Boolean Satisfiability Problem
ECE 667 Synthesis and Verification of Digital Circuits
VLSI Testing Lecture 8: Sequential ATPG
Lecture 12 Advanced Combinational ATPG Algorithms
Principles of Computing – UFCFA3-30-1
Fault Models, Fault Simulation and Test Generation
VLSI Testing Lecture 7: Combinational ATPG
Introduction to the Boolean Satisfiability Problem
Automatic Test Pattern Generation
D-Algorithm (1/4) h d' d i j e' n e k a g b c l f' f m Example 1 D’ G1
GRASP-an efficient SAT solver
Presentation transcript:

1 Recursive Learning Madhurima Maddela

ELEC /26/052 Decision Tree Traditionally used to branch and bound in the search space to generate test vectors Inefficient for hard-to-detect and redundant faults Solution! Recursive learning H. Fujiwara, T. Shimono, "On the Acceleration of Test Generation Algorithms", 13th Intl. Symp. on Fault TolerantComp., pp , 1983.

ELEC /26/053 The concept Decision tree looks for one successful solution Recursive learning looks for necessary conditions to purge the non-solution area Generates all the necessary assignments for a given condition, very effective around indirect implications. Doesn’t retrace the same path twice, backtracks can be completely avoided Can be called recursively, hence accounts for completeness. W. Kunz, “HANNIBAL: An Efficient Tool for Logic verification Based on Recursive Learning,” ICCAD, pp , W. Kunz and D. K. Pradhan, “Recursive Learning Technique and Applications to CAD,” US Patent Application No. 08/263721

ELEC /26/054 Fault Propagation using Recursive Learning Learning Level 0 (generally valid signal values) F 0 = {b,e,g,h} Enter learning -> n =0 Learning Level 1 D- frontier signal b: 1. sensitization: successor of b: => j = D, c = 1 successor of j: => s = D, (unjust.) Enter next recursion -> 1. sensitization failed D- frontier signal e: 2. sensitization: successor of e: => k = D, d=0 successor of k: => s = D (unjust.) Enter next recursion -> 2. sensitization failed D- frontier signal g: 3. sensitization: successor of g: => l = D, f = 1 several successors of l: => F1 = {o, p} enter next recursion -> n = 0 D- frontier signal h: 4. sensitization: successor of h => m = D, i=1 several successors of m: => F1 = {q, r} enter next recursion -> n =0 <====== n = 0 Learning Level 2 for unjust. gate G: 1. justification k= 1 => Inconsistent with e = D 2. justification k=D => Inconsistent with e = D <====== For unjust. gate G: 1. justification j = 1 => Inconsistent with b = D 2. justification j= D => Inconsistent with b = D <====== D- frontier signal o: 1. sensitization: successor of o: => t = D, n = 0 D- frontier signal p: 2. sensitization: successor of p: => u = D, n = 0 <====== D- frontier signal q: 1. sensitization: successor of q: => v = D, n = 0 D- frontier signal r: 2. sensitization: successor of r: => w = D, n = 0 <====== W. Kunz and P. Menon, “Multilevel Logic Optimization by Implication Analysis,” Proc. Int. Conj: Computer-Aided Design (ICCAD), 1994.

ELEC /26/055 Boolean Satisfiability (SAT) SAT widely used for Electronic Design Automation (EDA) Design formulation mapped using Conjunctive Normal Form (CNF) Can employ extensively validated algorithms J. M. Silva and L. G. e Silva, “Solving satisfiability in combinational circuits with backtrack search and recursive learning”, XII Symposium on Integrated Circuits and Systems Design, pp, , 2000.

ELEC /26/056 Recursive learning on CNF formulae Learning Level 0 Assignments: y = 1, u = 1, v = 0 Considering y = 1 From w 7 c = 0 or f = 0 Learning Level 1 Considering c = 0 From w 3 a =0 or b = 0 Considering f = 0 From w 6 d = 0 or e = 0 Learning Level 2 Considering a = 0 From w 1 x = 0 Considering b = 0 From w 2 x = 0 (v = 0) Considering d = 0 From w 4 x = 0 Considering e = 0 From w 5 x = 0 (u = 1) J. M. Silva and L. G. e Silva, “Solving satisfiability in combinational circuits”, IEEE Design and Test of computers, pp , 2003.

ELEC /26/057 Performance Both perform the same for circuits with no backtracks (like c1355, c5315) Recursive learning: No aborted faults Computation is faster Occasionally, recursion depth runs high W. Kunz, D. K. Pradhan, "Recursive Learning: A Precise Implication Procedure and its Application to Test Generation in Digital Circuits", IEEE Trans. on Computer-Aided Design of integrated circuits and systems, vol. 13, no. 9, 1994.

ELEC /26/058 Summary Can be used in combinational as well as sequential circuits Works for different logic alphabets Identifies indirect implications Limiting factor - recursion depth, r max Not necessary in circuits with easy-to-detect solutions