Imperium Accelero 9K Group Members Ian Ferguson Nathan Liesch Luis Ramirez Mark Willson.

Slides:



Advertisements
Similar presentations
Network II.5 simulator ..
Advertisements

INPUT-OUTPUT ORGANIZATION
Programmable FIR Filter Design
11-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL I/O System Design.
Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.
Inputs: Digital and 4 configurable for Digital or 10 bit Analog Outputs:4 - 8 amp Relays or 700ma Transistors (1 PWM) 4 Line by 18 Character fully.
Night Vision James Stacy Brian Herre Maurio Grando Eric Faller Chris Bawiec James Team Bender.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Smart EQ Digital Stereo Equalizer Dustin Demontigny David Bull.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
OUTLINE WHAT ? HOW ? WHY ? BLUEPOST Poster and Message Content Specified by the User Displaying the Poster Content on a Monitor Sending Messages to.
Final Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
CCNA Guide to Cisco Networking Fundamentals Fourth Edition
Porta-AMP Portable Audio MP3 Player By : Kevin Mlazgar Dan Leder Edmund Fung John Koob.
Programmable Delay of Radar Pulse Technion-Israel Institute of Technology Electrical Engineering Department.
Vector Multiplication & Color Convolution Team Members Vinay Chinta Sreenivas Patil EECC VLSI Design Projects Dr. Ken Hsu.
Ahmed Abdel-Fattah Jerry Chang Derrick Culver Matt Zenthoefer.
Clock Generation Module MTT CLOCK GENERATION MODULE (CGM)
Eye-RIS. Vision System sense – process - control autonomous mode Program stora.
INPUT-OUTPUT ORGANIZATION
Computerized Train Control System by: Shawn Lord Christian Thompson.
Sub-Nyquist Sampling DSP & SCD Modules Presented by: Omer Kiselov, Daniel Primor Supervised by: Ina Rivkin, Moshe Mishali Winter 2010High Speed Digital.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
COE4OI5 Engineering Design Chapter 2: UP2/UP3 board.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Universal Asynchronous Receiver/Transmitter (UART)
10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011.
(TPDS) A Scalable and Modular Architecture for High-Performance Packet Classification Authors: Thilan Ganegedara, Weirong Jiang, and Viktor K. Prasanna.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
NS Training Hardware. Serial Controller - UART.
CSI-2111 Computer Architecture Ipage Control, memory and I/O v Objectives: –To define and understand the control units and the generation of sequences.
Lecture 16: Reconfigurable Computing Applications November 3, 2004 ECE 697F Reconfigurable Computing Lecture 16 Reconfigurable Computing Applications.
By: Daniel BarskyNatalie Pistunovich Supervisors: Rolf HilgendorfInna Rivkin 10/06/2010.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
ECE 448: Lab 5 DSP and FPGA Embedded Resources (Signal Filtering and Display)
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
NS Training Hardware. Print Engine Controller NS9775.
Audioprocessor for Automobiles Using the TMS320C50 DSP Ted Subonj Presentation on SPRA302 CSE671 / Dr. S. Ganesan.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
Project Final Semester A Presentation Implementing a compressor in software and decompression in hardware Presents by - Schreiber Beeri Yavich Alon Guided.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Spatiotemporal Saliency Map of a Video Sequence in FPGA hardware David Boland Acknowledgements: Professor Peter Cheung Mr Yang Liu.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
® Virtex-E Extended Memory Technical Overview and Applications.
Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.
Teaching Digital Logic courses with Altera Technology
Lecture Overview Shift Register Buffering Direct Memory Access.
Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.
VLSI Design of 2-D Discrete Wavelet Transform for Area-Efficient and High- Speed Image Computing - End Presentation Presentor: Eyal Vakrat Instructor:
ECE 554 Miniproject Spring
Groups, More than Just Collaboration Christopher Smoak.
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
TFT-LCD Display + Camera
8251 USART.
Introduction to the FPGA and Labs
Hiba Tariq School of Engineering
Voice Manipulator Department of Electrical & Computer Engineering
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Computer Organization and Design
Voice Manipulator Department of Electrical & Computer Engineering
Embedded Image Processing: Edge Detection on FPGAs
Presentation transcript:

Imperium Accelero 9K Group Members Ian Ferguson Nathan Liesch Luis Ramirez Mark Willson

Overview Image Processing / DSP on a FPGA IA9K operates on 96x64 8-bit Grayscale Uncompressed Bitmaps IA9K attempts to streamline sequential filtering algorithms by taking advantage of 2 memory controllers 3x3 Convolution and Linear Filters are the basis of the IA9K Image Processing

Features 8-bit Video Display RS232 Upload / Download LCD User Interface 2 LPM RAM Memory Controllers 3x3 Convolution Module Linear Filter Module

RS-232 Detects data sent serially from PC and converts to 24-bit signal sent to RAM Data can be received at 9600 or baud depending on clock dividers Will only accept data inside valid RS232 packets by sensing start and stop bits. No parity. 10 second timeout

From SDRAM to LPM_RAM SDRAM: Much more capacity (128MB) Pre-built SDRAM controller Requires a complex memory controller LPM_RAM: Easy to implement Can be simulated Simple interface Limited capacity to 106,496 bits

Memory Controller Controls access to ram Developed 3 access modes:  Write  Read (no handshake signals)  Read (with handshake signals) Random access of memory is not required Design implements two instances of the memory controller

Display 96 x 64 image expanded to 576 x 384 resolution 8bit grayscale output 33MHz pixel clock

User Interface User Commands are sent via 2 push buttons (Enter and Select) Menu and Status Messages are displayed using a 2x16 char LCD IA9K Modules are disabled at startup and enabled / disabled as needed by the User Interface Modules are responsible for their own Interactions with other modules

UI Control Flow

UI Data Flow

Filters 3x3 Shift Register 3x3 Convolution Calculation Pixel-by-Pixel Calculations 2 stages of buffering are used in the reading and writing of image data in order to achieve one result every clock cycle

Pixel-by-Pixel Manipulations Sequential access of pixel data Calculate new pixel value independently of surrounding pixels NegativeThreshold

3x3 Shift Register Shift Register is large enough to store 2 complete rows of image data plus 3 additional pixels

2D Convolver the heart of the system is the fully programmable 3x3 convolver 8bit image data and 9bit signed coefficient kernel weights allows for a wide range of filters to be applied blur, sharpen, edge enhance, find edges, and emboss required significant pipelining to match rest of system uses adder trees, pipelined multipliers and dividers to yield one result per clock cycle

Java Convolution Demo

Summary of Filters Light BlurHeavy BlurEdge Enhance EmbossSharpenFind Edge Images generated by GIMP Original

IA9K Stats 7544 / 8320 (91%) Logical Elements Used 98k / 106k (92%) Memory Elements Used 3x3 Convolution Filter takes approx 190us Linear Filter takes approx 185us Max Simulated Frequency ~50MHz RS232 currently runs 9600 bps

Questions? From anyone other than Jason?

Accomplishments 3 forests killed Quad 720 O synchronized rolly chair spin 90m 5-storey paper airplane flight 4:42:54 max simulation length 29 Sun workstation crashes 1500 man-hours of work 24L of beer consumed