Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo 20090331 EICE team Open On-Chip Debugger Ch6. Design and Architecture.

Slides:



Advertisements
Similar presentations
Cortex-M3 Implementation Overview. Chapter 6 in the reference book.
Advertisements

© 2003, Cisco Systems, Inc. All rights reserved..
Systems Software.
Debugging What can debuggers do? Run programs Make the program stops on specified places or on specified conditions Give information about current variables’
© 2003 Xilinx, Inc. All Rights Reserved Debugging.
1 OS Structure, Processes & Process Management. 2 Recap OS functions  Coordinator  Protection  Communication  Resource management  Service provider.
The ARM7TDMI Hardware Architecture
VirtexIIPRO FPGA Device Functional Testing In Space environment. Performed by: Mati Musry, Yahav Bar Yosef Instuctor: Inna Rivkin Semester: Winter/Spring.
1-1 Embedded Software Development Tools and Processes Hardware & Software Hardware – Host development system Software – Compilers, simulators etc. Target.
ARM HARDWARE DEBUGGER Shane Mahon, Lyndsi Parker, and Drew Shafer.
SECTION 1: INTRODUCTION TO SIMICS Scott Beamer CS152 - Spring 2009.
OllyDbg Debuger.
111 Development Tools for ARM-Powered Devices Name of presenter RealView Microcontroller Development Kit ULINK2 USB/JTAG Adapter Evaluation Boards.
Keil Products in a Single Slide
Introduction Purpose Objectives Content Learning Time
© 2004 Cisco Systems, Inc. All rights reserved. Managing Your Network Environment Managing Router Startup and Configuration INTRO v2.0—9-1.
Cortex-M3 Debugging System
Silicon Labs ToolStick Development Platform
Joe Chen Sr. Manager, Insyde Software
Spring 2014 SILICON VALLEY UNIVERSITY CONFIDENTIAL 1 Introduction to Embedded Systems Dr. Jerry Shiao, Silicon Valley University.
Main sponsor PicassoMonet + RembrandtMatejko + Canaletto How Debuggers Work Karl Rehmer Failures Come in Flavors Michael Nygard REST in Java Stefan Tilkov.
Introduction Purpose This training course covers debugging an application on an SH target in the Renesas HEW (High-performance Embedded Workshop) development.
Memory & Storage Architecture Seoul National University GDB commands Hyeon-gyu School of Computer Science and Engineering.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Computer System Laboratory
1 © 2003, Cisco Systems, Inc. All rights reserved. CCNA 3 v3.0 Module 6 Switch Configuration.
1 CCNA 3 v3.1 Module 6 Switch Configuration Claes Larsen, CCAI.
OPERATING SYSTEM OVERVIEW. Contents Basic hardware elements.
National Taiwan University JTAG and Multi-ICE Speaker : 沈文中.
Chapter 6 Operating System Support. This chapter describes how middleware is supported by the operating system facilities at the nodes of a distributed.
©2003/04 Alessandro Bogliolo Computer systems A quick introduction.
Chapter 2: Operating-System Structures. 2.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts Chapter 2: Operating-System Structures Operating.
NIOS II Ethernet Communication Final Presentation
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
A Tutorial on Introduction to gdb By Sasanka Madiraju Graduate Assistant Center for Computation and Technology.
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Advanced E 2 Studio Topics.
 Introduction to Micro processor Introduction to Micro processor  Microprocessor instruction and opcodes Microprocessor instruction and opcodes  Mnemonics.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 3 v3.1 Module 6 Switch Configuration.
Presenter : Shao-Chieh Hou 2012/8/27 Second ACM/IEEE International Symposium on Networks-on-Chip IEEE computer society.
Debugging 1/6/2016. Debugging 1/6/2016 Debugging  Debugging is a methodical process of finding and reducing the number of bugs, or defects, in a program.
SOC Consortium Course Material Standard IO National Taiwan University Adopted from National Taiwan University SoC Design Laboratory.
1 Lecture 1: Computer System Structures We go over the aspects of computer architecture relevant to OS design  overview  input and output (I/O) organization.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Unit - V. Debugging GNU Debugger helps you in getting information about the following: 1.If a core dump happened, then what statement or expression did.
Chapter 2. System Structures
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 Router Initialization steps.
Implementation of Embedded OS Lab3 Porting μC/OS-II.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
HCS12 Technical Training Module 15 – Break Module Slide 1 MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other.
Evaluating the Fault Tolerance Capabilities of Embedded Systems via BDM M. Rebaudengo, M. Sonza Reorda Politecnico di Torino Dipartimento di Automatica.
© 2002, Cisco Systems, Inc. All rights reserved..
1 Chapter 2: Operating-System Structures Services Interface provided to users & programmers –System calls (programmer access) –User level access to system.
Real Time Fault Injection Using Enhanced OCD A Performance Analysis DFT 2006 André V. Fidalgo 1,2 Gustavo R. Alves 1 José M. Ferreira 2
LAB 6 JTAG and Multi-ICE 第四組 R 蘇倉弘 R 莊銘罡 R 陳建志.
1 © 2004, Cisco Systems, Inc. All rights reserved. CCNA 2 v3.1 Module 2 Introduction to Routers.
10- Lock Bits, Fuse Bits and Boot Loader. Boot Loader Support – Read-While-Write Self- Programming: The Boot Loader Support provides a real Read-While-Write.
Introduction to Operating Systems Concepts
Chapter 1: A Tour of Computer Systems
Chapter 2: System Structures
CCNA 3 v3.1 Module 6 Switch Configuration
CS703 - Advanced Operating Systems
Yunsik Son1, Seman Oh1, Yangsun Lee2
JTAG and Multi-ICE National Taiwan University
Section 1: Introduction to Simics
Instructor & Todd Lammle
Instructor & Todd Lammle
Operating Systems Lecture 3.
JTAG, Multi-ICE and Angel
JIT Compiler Design Maxine Virtual Machine Dhwani Pandya
Presentation transcript:

Presenter : Chien-Hung Chen Tsung-Cheng Lin Kuan-Fu Kuo EICE team Open On-Chip Debugger Ch6. Design and Architecture

Software Modules Configuration Management and CLI Module JTAG Module Target Module Flash Module GDB Module 2

3 The daemon is the first part that is initialized, and controls the remaining components The program configuration by evaluating the command line arguments, Accesses the hardware being debugged The GDB module is invoked after the daemon The Flash module is only accessed via the command interface

The configuration  To configure the debugger  To describe target initialization The LGPL licensed libcli implements a telnet server  The libcli library defines two modes 。 An execution mode 。 A configuration mode Every module registers its configuration commands with the CLI module 4

High-level command  Read or write test data registers and control the TAP state machine Low-level command  Directly modify the JTAG signals(bit-bang operation) CLI commadns  To adjust the JTAG device speed  To read the IDCODE 5

Defines CLI commands useful for all target implementations  The startup mode  The target’s endianess  Control the target execution 。 A user may halt, single-step, resume, or reset the target  Poll the target state  Read memory  Write memory  Load binary file  Dump binary file 6

ARM7/ARM9 Common Code 7

Target State Management 8

Breakpoint Handling  Software breakpoint 。 A target dependent instruction code has been written into the target’s memory  Hardware breakpoint Watchpoint Handling  Like breakpoints 9

The Flash modules uses the target module to access memory. The module registers CLI commands that configure the flash  Configure the size of one flash chip.  Configure the width of a single flash chip.  Configure the width of the bus that connects a flash bank to the microcontroller.  Probe a given address for the presence of a flash bank that matches the configuration. 10

 Print information about the blocks of a flash bank at a given location. If the flash supports a protection mechanism, information about the protection state should be printed, too.  Erase a range of blocks on a flash bank at a given location.  Write a binary file at a selected offset on a flash bank at a given location. 11

GDB(GNU Debugger) module  Remote GDB client 。 Calls the target functions by commands CLI(Command Line Interface)  It is submitted to the GDB server Breakpoints and watchpoints  When the target reenters debug stage, they are removed again. 12