 Readings: Chapter 1-8 (Berger)  Instructor: Rob Nash  Exam: Monday, Mar 11 th  Same time and place.

Slides:



Advertisements
Similar presentations
Assembly Language for Intel-Based Computers, 4 th Edition Chapter 1: Basic Concepts (c) Pearson Education, All rights reserved. You may modify and.
Advertisements

Chapter 2 Machine Language.
CPT 310 Logic and Computer Design Instructor: David LublinerPhone Engineering Technology Dept.Cell
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
Computing Components 01/26/11. Announcements & Reminders Programs 1 due Friday, 9/2/11 What is my late policy? Proxy Codes for Labs  You should be able.
CHAPTER 3 Digital Logic Structures
1 COMP541 State Machines Montek Singh Feb 6, 2007.
CS250: Computer Architecture Midterm Review Prof. Chris Clifton February 28, 2007.
ECE 201 Electrical Networks I Instructor: Professor (not Dr.) Richard Farmer.
COMS W1004 Introduction to Computer Science June 4, 2008.
CS 140 Lecture Notes: Virtual MemorySlide 1 Load-Time Relocation Process 1 0 ∞ Process 3 Operating System Process 6.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
This Thursday, Oct. 25 th 1-1:50pm: Exam in DUANE G140 Covers lectures and labs (except today’s lecture on microcontrollers) You may bring handwritten.
Final Exam Review Instructor : Yuan Long CSC2010 Introduction to Computer Science Apr. 23, 2013.
Final Exam Review Wade Fife ECEn/CS 224 August 13, 2007 August 13, 2007.
Boolean Algebra and Digital Logic
Logic Design CS221 1 st Term sequential circuits Cairo University Faculty of Computers and Information.
CSU0014 Assembly Languages Homepage: Textbook: Kip R. Irvine, Assembly Language for Intel-Based Computers,
Summer 2014 Chapter 1: Basic Concepts. Irvine, Kip R. Assembly Language for Intel-Based Computers 6/e, Chapter Overview Welcome to Assembly Language.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Assembly Language for x86 Processors 7th Edition
Data Manipulation CSCI130 Instructor: Dr. Imad Rahal.
CS 3843 Final Exam Review Fall 2013 December 5, 2013.
Lecture #1 Page 1 ECE 4110– Digital SystemDesign.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Assembly Language for x86 Processors 7 th Edition Chapter 1: Basic Concepts (c) Pearson Education, All rights reserved. You may modify and copy this.
9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Monday, December 6 Assignment(s) due:Assignments #11(original or redo), #12 and #EC2 are due tonight Tonight is the last chance to turn in Quizzes #13.
CPU Internal memory I/O interface circuit System bus
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Ece-3011 Midterm #2 - Results 57 of 60 took the exam Average was 77.9 Median was 78 Interquartile range was High was 100 Low was 36 Add 5 point.
CSE 171 Introduction to Digital Logic and Microprocessors Prof. Richard E. Haskell 115 Dodge Hall.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
التحليل والتصميم المنطقي DIGITAL DESIGN Instructor : Khalil Alsulbi Mobile : Room : 217.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
Digital Circuits Text Book –M. M. Mano, "Digital Design," 3rd Ed., Prentice Hall Inc., Reference –class notes Grade –quizzes:15% –mid-term:27.5%
Exam Format  105 Total Points  25 Points Short Answer  20 Points Fill in the Blank  15 Points T/F  45 Points Multiple Choice  The above are approximations.
Computer Organization CS345 David Monismith Based upon notes by Dr. Bill Siever and notes from the Patternson and Hennessy Text.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
CEC 220 Digital Circuit Design Wednesday, January 7 CEC 220 Digital Circuit Design Slide 1 of 12.
CS 1308 Exam 2 Review. Exam Format 110 Total Points 24 Points Short Answer 28 Points Fill in the Blank 16 Points T/F 36 Points Multiple Choice The above.
CEC 220 Digital Circuit Design Monday, August 24 CEC 220 Digital Circuit Design Slide 1 of 13.
CS 3843 Computer Organization Prof. Qi Tian Fall 2013
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
Sequential circuit analysis1 Sequential Circuit Analysis Last time we started talking about latches and flip-flops, which are basic one-bit memory units.
COMPUTER ARCHITECTURE & OPERATIONS I Instructor: Yaohang Li.
Logic Gates Dr.Ahmed Bayoumi Dr.Shady Elmashad. Objectives  Identify the basic gates and describe the behavior of each  Combine basic gates into circuits.
ECEN2102 Digital Logic Design Lecture 0 Course Overview Abdullah Said Alkalbani University of Buraimi.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ read/write and clock inputs Sequence of control signal combinations.
Unit 1 Logical operators.
Dr.Ahmed Bayoumi Dr.Shady Elmashad
Component 1 Logical operators.
CS 140 Lecture Notes: Virtual Memory
Assembly Language (CSW 353)
Component 1 – 2A, B, C Binary Logic
CS 1308 Exam 2 Review.
CS 140 Lecture Notes: Virtual Memory
3.4 Computer systems Boolean logic Lesson 2.
ISA 562 Information Security Theory and Practice
Instructor: Alexander Stoytchev
Week 7: Gates and Circuits: PART II
CS 140 Lecture Notes: Virtual Memory
Instructor: Alexander Stoytchev
October 24 Programming problems? Read Section 6.1 for November 5
Combinational Circuits
CS 140 Lecture Notes: Virtual Memory
CS 1308 Exam 2 Review.
Presentation transcript:

 Readings: Chapter 1-8 (Berger)  Instructor: Rob Nash  Exam: Monday, Mar 11 th  Same time and place

 Aside: me with questions or your decided topic  A good percentage of your grade, and helps balance out exams  Paper + Presentation!

 2 hr exam  2-5 small questions  2-5 medium questions  2-4 large questions  Closed book & notes, calculators & translators allowed  Without storage, of course

 This will be on the message board  to be completed by Friday (should be final)

 We will likely do some or all of the following  Examine code for its output  Be asked to write code that accomplishes something  Loops, ifs  Memory checks  See examples today  Given code, what are the problems?  Given a Move or Add instruction in binary, identify the fields  I gave you a start on this with Move

 Specifically: ones compliment addition & hex  6 : 0110  -6: 1001  2: 0010   1011 (:-4)

 Discussion will be centered around topics covered in class  Gates  ISA  FlipFlops (SR, JK, MS, D)  Busses (Address & Memory & Status/Control)  PCs, Stack pointers  Memory paging  Register types  Address, Data, CCR

 Gates  Circuit diagrams (and/or corresponding tt)  Truth Tables  K-Maps  Given C  Given Asm  Given a Truth Table  provide the circuit diagram

 How much is addressable in the 68K?  What if we have 3 chips that are 128K x 8  What is the total addressable space  What if we want to address words and not bytes?

 Moores Law  Amdahl’s Law  DeMorgan’s Law  Know some basic Boolean Identities  Performance  Know nanosecond to hertz conversion

 I borrow from the homework a bunch.  Consider reviewing some of the homework topics that line up with the list here

 We’ll dive right into the OS book