Digital FX correlator Samuel Tun. FASR Subsystem Testbed (FST) 1-9 GHz in 500 MHz band recorded at 1 GS/s from each antenna. Correlation carried out offline.

Slides:

Advertisements

Similar presentations

Progress With iBOBs at Jodrell Bits & Bytes Meeting, JBO, th Dec 2007 Jonathan Hargreaves Electronic Engineer, Jodrell Bank Observatory.

Advertisements

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

PELICAN Imaging Framework Imaging on short timescales leads to very large correlator output data rates. In order to cope with these rates and produce updated.

Presenting: Itai Avron Supervisor: Chen Koren Final Presentation Spring 2005 Implementation of Artificial Intelligence System on FPGA.

Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.

1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.

Signal Processing for Aperture Arrays. AAVS1 256 antenna elements distributed over –4 stations –64 elements each.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:

Technion Digital Lab Project Performance evaluation of Virtex-II-Pro embedded solution of Xilinx Students: Tsimerman Igor Firdman Leonid Firdman.

Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array Spectrometer PDR John.

GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.

FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.

Transition Converter " Supply signals from new antennas to old correlator. " Will be discarded or abandoned in place when old correlator is turned off.

© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.

Highly Scalable Packetised correlators Jason Manley CASPER workshop 2009.

Christian Steinle, University of Mannheim, Institute of Computer Engineering1 L1 Tracking – Status CBMROOT And Realisation Christian Steinle, Andreas Kugel,

FPGA-based Dedispersion for Fast Transient Search John Dickey 23 Nov 2005 Orange, NSW.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array The VLBA Sensitivity.

COE 405 Programmable Logic and Storage Devices Dr. Aiman H. El-Maleh Computer Engineering Department King Fahd University of Petroleum & Minerals Dr. Aiman.

Hartman1P1004 Leo Hartman Canadian Space Agency A VHDL Implementation of an On-board Autonomy Solution.

Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array The VLBA Sensitivity.

Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.

CprE / ComS 583 Reconfigurable Computing Prof. Joseph Zambreno Department of Electrical and Computer Engineering Iowa State University Lecture #6 – Modern.

Advanced Computer Architecture, CSE 520 Generating FPGA-Accelerated DFT Libraries Chi-Li Yu Nov. 13, 2007.

Accelerating a Software Radio Astronomy Correlator By Andrew Woods Supervisor: Prof. Inggs & Dr Langman.

The BEST-2 SKA pathfinder is composed by 32 receivers. The front ends are installed on the focal lines of 8 cylinders, offering a collecting area of about.

Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Preliminary Design Review.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Next Generation Digital Back-ends at the GMRT Yashwant Gupta Yashwant Gupta National Centre for Radio Astrophysics Pune India CASPER meeting Cambridge.

1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.

Nov 3, 2009 RN - 1 Jet Propulsion Laboratory California Institute of Technology Current Developments for VLBI Data Acquisition Equipment at JPL Robert.

Swankoski MAPLD 2005 / B103 1 Dynamic High-Performance Multi-Mode Architectures for AES Encryption Eric Swankoski Naval Research Lab Vijay Narayanan Penn.

Casper 2010Marc Torres Part 2: Building blocks for the next generation.

© ASTRON On the Fly LOFAR Station Correlator André W. Gunst.

By V. Koutsoumpos, C. Kachris, K. Manolopoulos, A. Belias NESTOR Institute – ICS FORTH Presented by: Kostas Manolopoulos.

CASPER Packetised correlators Jason Manley CASPER workshop 2009.

LZRW3 Data Compression Core Dual semester project April 2013 Project part A final presentation Shahar Zuta Netanel Yamin Advisor: Moshe porian.

S.Montebugnoli BEST 4 th SKADS Workshop, Lisbon, 2-3 October 2008 Stelio Montebugnoli IRA -INAF- Bologna –Italy- SKADS 4th -Lisbon- Oct 2-3, 2008.

Jason Manley, Aaron Parsons, Don Backer, Henry Chen, Terry Filiba, David MacMahon, Peter McMahon, Arash Parsa, Andrew Siemion, Dan Werthimer, Mel Wright.

The Correlators ( Spectrometers ) Mopra Induction - May 2005.

Short introduction Pulsar Parkes. Outline PDFB – Single beam pulsar timing system CASPER – Single beam pulsar coherent dedispersion system.

Lecture 11: FPGA-Based System Design October 18, 2004 ECE 697F Reconfigurable Computing Lecture 11 FPGA-Based System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

2001/02/16TGC off-detector PDR1 Sector Logic Status Report Design Prototype-(-1) Prototype-0 Schedule.

CASPER Open Source Hardware Current and Future ADC’s

Fail-Safe Module for Unmanned Autonomous Vehicle

1 Conduant Mark5C VLBI Recording System 7 th US VLBI Technical Coordination Meeting Manufacturers of StreamStor ® real-time recording products

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Modern FPGA architecture.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

FP7 Uniboard project Digital Receiver G. Comoretto, A. Russo, G. Tuccari, A Baudry, P. Camino, B. Quertier Dwingeloo, February 27, 2009.

ROACH II Review Introduction. ROACH II Review Agenda ● Agenda: – ROACH I, what was right, what was wrong? – Why ROACH II? – The place of ROACH II – Specifications.

SETI Spectrometer Development for ALFA

Medichats 14 October 2008 ADC bit number and input power needed, in new radio-astronomical applications View of the Medicina Radiotelescopes - Italy Eng.

Parallel Beam Back Projection: Implementation

Mark 5 / VLBA Correlator Topics

Signal Processing for Aperture Arrays

Head-to-Head Xilinx Virtex-II Pro Altera Stratix 1.5v 130nm copper

CoBo - Different Boundaries & Different Options of

Instructor: Dr. Phillip Jones

Spartan FPGAs مرتضي صاحب الزماني.

John Bunton Casper Workshop, Cape Town 28 September – 2 October, 2009

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

5 Gsps ADC Developement and Future Collaboration

Function Notation “f of x” Input = x Output = f(x) = y.

Presentation transcript:

Digital FX correlator Samuel Tun

FASR Subsystem Testbed (FST) 1-9 GHz in 500 MHz band recorded at 1 GS/s from each antenna. Correlation carried out offline via FOCIS (Z. Liu)

- Xilinx Virtex-II Pro 2VP50 FPGA kbit BlockRAMs - 2x CX4 10Gbps connectors -Xilinx Virtex 5 SX95T FPGA kbit BlockRAMs - 4x CX4 10Gbps connectors ROACH I IBOB CASPER Group Software and Hardware

Current Design: f-engine on ROACH

Current Design: f-engine on ROACH (cont.)

Current Design: x-engine on IBOB

ROACH II

-Xilinx Virtex 5 SX95T FPGA Kb max distributed memory kb BlockRAMs - 4 CX4 10Gbps connectors -Xilinx Virtex 6 SX475T FPGA Kb max distributed memory kb BlockRAMs - Up to 8 CX4 10Gbps connectors ROACH II ROACH I

Salient Issues -Time delay implementation, including synchronized input from tables to register, fine delay implementation, and input flow disruptions - Power/power2 synchronization to FFT output, or where to put RFI excision logic. - Design on Fabric issues should not exist on ROACH II, although design optimization will be a goal of my visit to the CASPER group.