ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri.

Slides:

Advertisements

Similar presentations

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison

Advertisements

CMOS Logic Circuits.

ELEC 301 Volkan Kursun Design Metrics ECE555 - Volkan Kursun

Digital Electronics Logic Families TTL and CMOS.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Logic Families and Their Characteristics

Ch 11 Bipolar Transistors and Digital Circuits

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 331 – Digital System Design.

Microelectronic Circuits, Sixth Edition Sedra/Smith Copyright © 2010 by Oxford University Press, Inc. C H A P T E R 13 CMOS Digital Logic Circuits.

CMOS gates Electrical characteristics and timing TTL gates

Voltage Transfer Characteristic for TTL

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

ECES 352 Winter 2007Ch 11 Bipolar Digital Pt. 21 Simplified Transistor - Transistor Logic (TTL) *Transistor - Transistor Logic (TTL) *Simplified form of.

Physical States for Bits. Black Box Representations.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #5

3.3 CMOS Logic 1. CMOS Logic Levels NextReturn Logic levels for typical CMOS Logic circuits. Logic 1 (HIGH) Logic 0 (LOW) Undefined Logic level 5.0V 3.5V.

1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.

Electrical and Timing Characteristics of Standard Logic Gates (Lecture #2) ECE 301 – Digital Electronics.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 8 - Comb. Logic.

The CMOS Inverter Slides adapted from:

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Digital logic families

ECE 331 – Digital System Design Power Dissipation and Propagation Delay.

Practical Aspects of Logic Gates COE 202 Digital Logic Design Dr. Aiman El-Maleh College of Computer Sciences and Engineering King Fahd University of Petroleum.

CSET 4650 Field Programmable Logic Devices

MOS Inverter: Static Characteristics

INTEGRATED CIRCUIT LOGIC FAMILY

CH111 Chapter 11 CMOS and TTL Circuits By Taweesak Reungpeerakul.

Topic 4: Digital Circuits

Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)

EE414 VLSI Design Design Metrics in Design Metrics in VLSI Design [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Ch 10 MOSFETs and MOS Digital Circuits

Digital Design: Principles and Practices

Electrical Characteristics of Logic Gates Dr. Ashraf Armoush © 2010 Dr. Ashraf Armoush.

Contemporary Logic Design Multi-Level Logic © R.H. Katz Transparency No. 5-1 Chapter # 2: Two-Level Combinational Logic Section Practical Matters.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

CMOS DYNAMIC LOGIC DESIGN

Chapter 07 Electronic Analysis of CMOS Logic Gates

Electrical Characteristics Practice Problems 1 Last Mod January 2008  Paul R. Godin with Solutions.

ECE 331 – Digital System Design Constraints in Logic Circuit Design (Lecture #13) The slides included herein were taken from the materials accompanying.

Outline Introduction CMOS devices CMOS technology CMOS logic structures CMOS sequential circuits CMOS regular structures.

Physical States for Bits. Black Box Representations.

Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.

IC Logic Families Wen-Hung Liao, Ph.D.

VLSI Design Lecture 5: Logic Gates Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Wayne Wolf’s lecture notes.

Logic Gate Specifications Definitions. Currents and Voltages All currents are defined as positive when they flow into the terminal of a logical gate.

Digital Integrated Circuits A Design Perspective

EE210 Digital Electronics Class Lecture 10 April 08, 2009

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Solid-State Devices & Circuits

Electrical Characteristics of ICs Part 3 Last Mod: January 2008  Paul R. Godin.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Electrical Characteristics of IC’s Part 2

EE415 VLSI Design THE INVERTER [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

CH31 Chapter 3 Logic Gates By Taweesak Reungpeerakul.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

Digital Logic Inverter Clasificacion de Circuitos y frecuencia maxima.

Physical Properties of Logic Devices Technician Series Created Mar

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

CMOS OUTLINE » Fan-out » Propagation delay » CMOS power consumption.

Diode Transistor Logic – DTL

EI205 Lecture 15 Dianguang Ma Fall 2008.

Presentation transcript:

ISLAMIC UNIVERSITY OF GAZA Faculty of Engineering Computer Engineering Department EELE3321: Digital Electronics Course Asst. Prof. Mohammed Alhanjouri Lecture 1: Properties and Definitions of Digital ICs Spring

 Digital electronics circuits are represented by five basic logic operations: NOT (Inverter) AND OR NAND NOR

NOT (inverter) inputOutput AND InputOutput aby OR InputOutput aby NAND InputOutput aby NOR InputOutput aby The truth table is a table to represent the relation between the input and the output Inverting and Non-Inverting (Buffer)

IDEAL LOGIC ELEMENTS Ideal Inverter One power supply (V cc ) typical operating voltage of many logic families is 5V I cc is zero (ideal) P cc is zero (ideal) – power dissipated Vin < Vcc/2  Vout is logical 1 (Vcc) Vin > Vcc/2  Vout is logical 0 Vin = Vcc/2  Unpredictable results (Should be avoided) CMOS logic family is the nearest to ideal Voltage Transfer Characteristic Transient Response

Ideal input and output Gate Impedances Model of the input and the output impedance of a logic inverter For multiple output (referred to as Fan-out) the logic gates is directly dependent upon the gate’s input and output impedances

Static driving of Multiple (Identical) Inverters I out = N Í in For very large input resistance, the input current is zero, and the driving capabilities are maximized. Ideally, the infinite input resistance is desired because given infinite driving capability.

But for cascaded inverters with infinite input resistance the input capacitance of load gates must be charged through the output resistance of driving inverter   For small output resistance the charging current is large and faster switching time   Zero output resistance, for ideally   For small capacitance, faster switching when fewer gates

Inverting Voltage transfer characteristics V OH = Output High Voltage V m = Midpoint Voltage V OL = Output Low Voltage V IH = Input High Voltage V IL = Input Low Voltage V TW = Transition Width = V IH – V IL V LS = Logic Swing Voltage = V OH – V OL At V m  V in = V out

Noise in Digital Circuits Noise Margins: High noise Margin V NMH =V OH – V IH Low noise Margin V NML =V IL – V OL Noise Sensitivities: High noise Sensitivity V NSH =V OH – V m Low noise Sensitivity V NSL =V m – V OL Noise Immunities: Is the ability of a gate to reject the noise High noise Immunity V NIH = V NSH /(V OH – V OL ) Low noise Immunity V NIL = V NSL /(V OH – V OL ) (V OH – V OL )= V LS V OH V IH Undefined Region V IL V OL “1” “0”

Fan-In and Fan-Out The maximum Fan-out possible during the driving gate’s logical “1” output state is The maximum Fan-out possible during the driving gate’s logical “0” output state is  The maximum Fan-out possible is the smallest value.  The maximum Fan-out possible is an Integer number.  If the Maximum Fan-out is not integer, should be use Integer number less than the actual value.

Transient Characteristics Digital logic circuits have finite switching speeds Propagation delay When the input voltage changes from one level to another, the output voltage response is delayed in time

V OH < V cc t d = delay time t r = rise time t s = storage time t f = fall time t ON = t d +t r = turn on time t OFF = t s +t f = turn off time t r and t f are associated with charging and discharging load capacitance t d and t s are associated with stored charge of PN Junction Switching Speed Definitions

Propagation Delay Times t PLH = low to high propagation delay time t PHL = high to low propagation delay time t p (ave.) = (t PLH + t PHL ) / 2

Power Dissipation We have two power dissipated values P cc (OH) output high P cc (OL) output low The average power dissipation But for some logic circuit as shown, the power equations as:

Power-delay product For faster propagation delay times, the power dissipation will be increase, while the lower power dissipation results in longer propagation delay times. Power-delay product = Speed-power product PD = P Diss (ave)*t P (ave) (Joules) Homework of Ch.1 From chapter 1 problems, try to solve the following problems 1.3, 1.12, 1.18, 1.26 Then submit your solutions for course discussion teacher.