Montek Singh COMP790-084 Sep 8, 2011.  Previous class: ◦ Basics of magnetism ◦ Nanomagnets and their coupling  TODAY: ◦ Challenges and Benefits  reliability.

Slides:

Advertisements

Similar presentations

Microprocessors A Beginning.

Advertisements

1 A latch is a pair of cross-coupled inverters –They can be NAND or NOR gates as shown –Consider their behavior (each step is one gate delay in time) –From.

1 COMP541 More on State Machines and Video Scanout Montek Singh Feb 13, 2007.

COMP541 State Machines – II: Verilog Descriptions

COEN 180 SRAM. High-speed Low capacity Expensive Large chip area. Continuous power use to maintain storage Technology used for making MM caches.

Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.

1 ITCS 3181 Logic and Computer Systems B. Wilkinson Slides9.ppt Modification date: March 30, 2015 Processor Design.

Montek Singh COMP Sep 20,  Basics of energy harvesting ◦ why must some systems harvest energy? ◦ where do you scavenge energy from?  Introductory.

Give qualifications of instructors: DAP

Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 10.1 Sequential Logic  Introduction  Bistables  Memory Registers  Shift.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

1 Lecture 20 Sequential Circuits: Latches. 2 Overview °Circuits require memory to store intermediate data °Sequential circuits use a periodic signal to.

Switch Debouncing. Switches connected to sources of constant logic 0 and 1 are often used in digital systems to supply “user inputs”. In high speed digital.

Digital Logic Circuits (Part 2) Computer Architecture Computer Architecture.

Montek Singh COMP Sep 27,  Case studies ◦ CEA-LETI (power management) ◦ Univ. of Newcastle (power management) ◦ Imperial College (biosensors)

Lecture 9: D/A and A/D Converters

Montek Singh COMP Oct 6,  Today’s topics: ◦ approximate arithmetic ◦ simple applications  Next time: ◦ more applications ◦ architectures.

Montek Singh COMP Oct 4,  Basics of probabilistic design ◦ energy-correctness tradeoff ◦ probabilistic Boolean logic ◦ approximate arithmetic.

Montek Singh COMP Sep 6,  Basics of magnetism  Nanomagnets and their coupling  Next class: ◦ Challenges and Benefits ◦ Open questions.

1 Clockless Logic Montek Singh Thu, Jan 13, 2004.

1 Clockless Logic Montek Singh Tue, Mar 23, 2004.

Montek Singh COMP Aug 25,  Cellular automata  Quantum dot cellular automata (QCA)  Wires and gates using QCA  Implementation.

Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 81 Today’s class Digital Logic.

Chapter #6: Sequential Logic Design 6.2 Timing Methodologies

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

Bearing Systems General Principle: Need two signals: –1. One whose phase varies with bearing from (or to) the transmitter –2. A reference signal whose.

PAPER PRESENTATION ON SPINTRONICS ( APPLICATION OF NANOTECHNOLOGY )

Secondary Storage. Internal Hard Disk Drive FeatureAnswer Storage Type Capacity Read / Write Speed Is it Portable? Durability Reliability Scenarios where.

Secondary Storage. Internal Hard Disk Drive FeatureAnswer Storage Type Capacity Read / Write Speed Is it Portable? Durability Reliability Scenarios where.

In Engineering --- Designing a Pneumatic Pump Introduction System characterization Model development –Models 1, 2, 3, 4, 5 & 6 Model analysis –Time domain.

Evolution in Complexity Evolution in Transistor Count.

Slide No. 1 Course: Logic Design Dr. Ali Elkateeb Topic: Introduction Course Number: COMP 1213 Course Title: Logic Design Instructor: Dr. Ali Elkateeb.

Logic Circuits EG 533EX Course Introduction - Jyoti Tandukar.

EXECUTION OF COMPLETE INSTRUCTION

NANOCOMPUTING BY FIELD-COUPLED NANOMAGNETS n AUTHORS : Gyorgy Csaba Alexandra Imre Gary H. Bernstein Wolfang Porod (fellow IEEE) Vitali Metlushko n REFERENCE.

The variety Of Processors And Computational Engines CS – 355 Chapter- 4 `

A non-volatile Flip-Flop in Magnetic FPGA chip W.Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny Design and Test of Integrated Systems in Nanoscale.

1 Clockless Computing Montek Singh Thu, Sep 6, 2007  Review: Logic Gate Families  A classic asynchronous pipeline by Williams.

Lecture 14 Introduction to dynamic systems Energy storage Basic time-varying signals Related educational materials: –Chapter 6.1, 6.2.

University of Notre Dame Lecture 19 - Intro to MQCA Nanomagnetic Logic Devices.

SEQUENTIAL LOGIC By Tom Fitch. Types of Circuits Combinational: Gates Combinational: Gates Sequential: Flip-Flops Sequential: Flip-Flops.

1 Figure 4.29 The use of fixed bias (constant V GS ) can result in a large variability in the value of I D. Devices 1 and 2 represent extremes among units.

Chapter 5: CAPACITANCE and INDUCTANCE

Introduction to Spintronics

Transistor Counts 1,000, ,000 10,000 1, i386 i486 Pentium ® Pentium ® Pro K 1 Billion Transistors.

FPGA-Based System Design: Chapter 6 Copyright  2004 Prentice Hall PTR Topics n Low power design. n Pipelining.

Review 1 Chapters Chapter 1 Understanding Computers, 12th Edition 2 Chapter 1 Explain why it is essential to learn about computers today and discuss.

Lecture 18 Review: Forced response of first order circuits

COMP541 Memories II: DRAMs

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

1 Recap: Lecture 4 Logic Implementation Styles:  Static CMOS logic  Dynamic logic, or “domino” logic  Transmission gates, or “pass-transistor” logic.

Lesson Objectives Explain the need for secondary storage. Describe common storage technologies such as optical, magnetic and solid state. Describe flash.

1 Clockless Logic Montek Singh Thu, Mar 2, Review: Logic Gate Families  Static CMOS logic  Dynamic logic, or “domino” logic  Transmission gates,

Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.

Hardware Architecture

COMP541 Memories II: DRAMs

Summary Remaining Challenges The Future Messages to Take Home.

The 8085 Microprocessor Architecture

SUBMITTED BY EDGEFX TEAM

The 8085 Microprocessor Architecture

How Things Work: Smart Cards Ian McConkey November 2, 2017

سیستم آینه-مجرا دانشجویان: شبنم ارضی سید محمدامین شاهرکنی.

Hard Disk Drive Property Notes Insert Image Type of Storage

MCP Electronics Time resolution, costs

The 8085 Microprocessor Architecture

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

A451 GCSE Computing | Hardware| Required knowledge

Presentation transcript:

Montek Singh COMP Sep 8, 2011

 Previous class: ◦ Basics of magnetism ◦ Nanomagnets and their coupling  TODAY: ◦ Challenges and Benefits  reliability and yield  speed  energy ◦ Open questions  clocking?  suitable architectures  externally controlled inputs?  integration with storage?

 Yield only 25%!

 Individual gates can function at THz speeds  Clocking limits operation to 100 MHz or so

 Gates extremely energy-efficient ◦ dissipation below 1 eV per switching event ◦ 10^10 gates would dissipate ~0.1W power  assuming 100 MHz operation ◦ Another experiment indicates at least 100x energy benefit  Clocking dissipates more energy

Need complex multiphase clocking

 Questions ◦ how many phases ◦ what phase relationships

 Architectural problems: ◦ “layout=timing” problem  how to arrange to maintain data coherence? ◦ how to feed back data values? ◦ can we have a “real data clock” signal as well?

 How to provide external inputs? ◦ so far, experiments only provide constants!

 Can we combine processing with magnetic storage? ◦ smart disks! ◦ smart magnetic RAMs (MRAMs)!