M. Ruiz et al. 1 Real time plasma disruptions detection in JET implemented with the ITMS platform using FPGA based IDAQ J. Nieto on behalf of M. Ruiz 1,

Slides:

Advertisements

Similar presentations

Validating the Evaluation of Adaptive Systems by User Profile Simulation Javier Bravo and Alvaro Ortigosa {javier.bravo, Universidad.

Advertisements

LabVIEW 7.1 Tutorial. Measurement Lab. MECH262-MECH261 Imran Haider Malik January 16, 2006.

FPGAs for HIL and Engine Simulation

MultiNoC  What is it?  a programmable on-chip multiprocessing platform using a network-on-chip (NoC) as communication media  To whom is it addressed?

Using an FPGA to Control the Protection of National Security and Sailor Lives at Sea Brenda G. Martinez, Undergraduate Student K.L. Butler-Purry, Ph.D.,

K-means clustering –An unsupervised and iterative clustering algorithm –Clusters N observations into K clusters –Observations assigned to cluster with.

Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik

Architectural Optimization of Decomposition Algorithms for Wireless Communication Systems Ali Irturk †, Bridget Benson †, Nikolay Laptev ‡, Ryan Kastner.

PC Applications Course LabVIEW: Laboratory Virtual Instrument Engineering Workbench Graphical Programming Easy to use Faster Development Time.

1 Control System Using LabVIEW Performed by: Goldfeld Uri Schwartz David Project instructor: Alkalay Daniel Reuben Amir Technion – Israel Institute of.

Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.

A High Performance Application Representation for Reconfigurable Systems Wenrui GongGang WangRyan Kastner Department of Electrical and Computer Engineering.

Source Code Optimization and Profiling of Energy Consumption in Embedded System Simunic, T.; Benini, L.; De Micheli, G.; Hans, M.; Proceedings on The 13th.

1 Gasoline engine control system final presentation Winter 2007 Presented By: Sameh Damuni Sameh Damuni Firas Khair Firas Khair Instructor: Moni Orbach.

Controls Lab Interface Improvement Project #06508Faculty Advisors: Dr. A. Mathew and Dr. D. Phillips Project Objectives This work focused on the improvement.

Fast Fourier Transformation of Vibration Signals using Microsoft EXCEL Mohammed Aref Department of Information Technology Salalah.

MAPLD 2005 A High-Performance Radix-2 FFT in ANSI C for RTL Generation John Ardini.

A Performance and Energy Comparison of FPGAs, GPUs, and Multicores for Sliding-Window Applications From J. Fowers, G. Brown, P. Cooke, and G. Stitt, University.

Massive Ray Tracing in Fusion Plasmas on EGEE J.L. Vázquez-Poletti, E. Huedo, R.S. Montero and I.M. Llorente Distributed Systems Architecture Group Universidad.

Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11 Date: Technion – Israel Institute of Technology Faculty of Electrical Engineering High Speed.

Chungbuk National University Software Engineering Lab.

Asociación EURATOM/CIEMAT para Fusión 20/May/2003 J. Vega, E. Sánchez, A. López, A. Portas, M. Ochando Asociación EURATOM/CIEMAT para Fusión. Madrid, Spain.

7th Workshop on Fusion Data Processing Validation and Analysis Integration of GPU Technologies in EPICs for Real Time Data Preprocessing Applications J.

Sub-Nyquist Reconstruction Final Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute of Technology.

Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.

P. Gaudio 1 (14) 7 th Workshop on Fusion Data processing Validation and Analysis Frascati March 2012 A calibration code based on optical method for.

Implementing a Speech Recognition System on a GPU using CUDA

Weekly Group Meeting Project: Software Defined Radio Development using Network-On-Chip based Rapid Prototyping Platform By Assad Saleem.

VHDL Project Specification Naser Mohammadzadeh. Schedule  due date: Tir 18 th 2.

Quadratic Programming Solver for Image Deblurring Engine Rahul Rithe, Michael Price Massachusetts Institute of Technology.

Configurable, reconfigurable, and run-time reconfigurable computing.

Many-SC Project Runtime Environment (RTE) CSAP Lab 2014/10/28.

Compilers for Embedded Systems Ram, Vasanth, and VJ Instructor : Dr. Edwin Sha Synthesis and Optimization of High-Performance Systems.

J M Lopez 1 (of 17) 7 th Workshop on Fusion.., Frascati March, Simulator of the JET real-time disruption predictor J.M. Lopez*, S. Dormido-Canto,

©2009 Mladen Kezunovic. Improving Relay Performance By Off-line and On-line Evaluation Mladen Kezunovic Jinfeng Ren, Chengzong Pang Texas A&M University,

High Speed Digital Systems Lab. Agenda  High Level Architecture.  Part A.  DSP Overview. Matrix Inverse. SCD  Verification Methods. Verification Methods.

1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.

Sub-Nyquist Sampling Algorithm Implementation on Flex Rio

Optimized Nearest Neighbor Methods Cam Weighted Distance vs. Statistical Confidence Robert R. Puckett.

IT-SOC 2002 © 스마트 모빌 컴퓨 팅 Lab 1 RECONFIGURABLE PLATFORM DESIGN FOR WIRELESS PROTOCOL PROCESSORS.

Sub-Nyquist Reconstruction Characterization Presentation Winter 2010/2011 By: Yousef Badran Supervisors: Asaf Elron Ina Rivkin Technion Israel Institute.

Presenters: Genady Paikin, Ariel Tsror. Supervisors : Inna Rivkin, Rolf Hilgendorf. High Speed Digital Systems Lab Yearly Project Part A.

Electrocardiogram (ECG) application operation Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012 Characterization.

7th Workshop on Fusion Data Processing Validation and Analysis Frascati 2012 Brief Tutorial on Real-time Analysis D. Mazon CEA Cadarache.

Visual-FIR: A new platform for modeling and prediction of dynamical Systems Antoni Escobet 1 Àngela Nebot 2 François E. Cellier 3 1 Dept. ESAII Universitat.

Introduction to Simulink Matlab based Both Continuous Time and Discrete Time Simulation Based on Blocksets Model Based Design: a software model of the.

ICHEC Presentation ESR2: Reconfigurable Computing and FPGAs ICE-DIP Srikanth Sridharan 9/2/2015.

1 Post Processing Procedures for Channel Estimation Younglok Kim Dept. of Electrical Engineering Sogang University.

IMPLEMENTING RISC MULTI CORE PROCESSOR USING HLS LANGUAGE - BLUESPEC LIAM WIGDOR INSTRUCTOR MONY ORBACH SHIREL JOSEF Winter 2013 One Semester Mid-term.

Peter Tummeltshammer, Martin Delvai

Atindra Mitra Joe Germann John Nehrbass

MULTIPROCESSOR SYSTEM ON CHIP (MPSOC) FPGA BASED INTELLIGENT CONTROLLER DESIGN FOR SHELL AND TUBE HEAT EXCHANGER Prepared By : RAJARSHI PAUL (Regd. No.

Xin Fang, Pei Luo, Yunsi Fei, and Miriam Leeser

Y.Chen1, B.J.Xiao1, 2, F.Wang1, S.Li1, F.Yang1, 3

10th IAEA Technical Meeting on Control, Data Acquisition, and Remote Participation for Fusion Research The Research and Implement of Real-Time Plasma Electron.

Audio Driver Development Flow

G.Manduchi1, T.Fredian2⁾, J.Stillerman2⁾, A. Neto3), F. Sartori3)

Biomedical Signal processing Chapter 1 Introduction

FPGAs in AWS and First Use Cases, Kees Vissers

FPGA Implementation of Multicore AES 128/192/256

A Comparison of Field Programmable Gate

Affiliation of presenter

Introduction Deregulation of the market: facilities to new producers

Biomedical Signal processing Chapter 1 Introduction

1-D DISCRETE COSINE TRANSFORM DCT

Real-Time Feedback Control System for ADITYA-U Tokamak Plasma Position Stabilisation ROHIT et al. Development of transfer function models for the fast.

Biomedical Signal processing Chapter 1 Introduction

Presented by Mohsen Shakiba

Automatic Analysis of Edge Pedestal Gradient Degradation during ELMs

Presentation transcript:

M. Ruiz et al. 1 Real time plasma disruptions detection in JET implemented with the ITMS platform using FPGA based IDAQ J. Nieto on behalf of M. Ruiz 1, J. Vega 2, G. Ratta 2, E. Barrera 1, A. Murari 3, R. Meléndez 1, and JET EFDA contributors 1 Universidad Politécnica de Madrid 2 Asociación EURATOM/CIEMAT para Fusión 3 Consorzio RFX – Associazione EURATOM ENEA per la Fusione

M. Ruiz et al. 2 Objectives and methodology  To implement in real time a pattern recognition algorithm for disruption detection using commercial platforms based in PXI and PXIe.  To use FPGA based DAQ cards (intelligent data acquisition) for implementing the real time disruption detection (RTDD) system. 1. MATLAB implementation Algorithms were developed in MATLAB, using floating point representation, based in JET discharges files and pattern recognition techniques. 2. LabVIEW PC Migration of MATLAB code to LabVIEW using floating point representation Performance measurement in a PC (LabVIEW profiling) Simulation of floating point to fixed point algorithm transformation 3. LabVIEW & LabVIEW/FPGA Synthesis with LabVIEW/FPGA and XST Code optimization. Final test and comparisons. 4. System Integration in PXIe platform Implementation of signal generation Implementation of HOST SW

M. Ruiz et al. 3Implementation Signal generation IDAQ

M. Ruiz et al. 4 Implementation & Conclusions IDAQ implements FFT analysis and spectral deviation. –Total Slices: 61.6% (11820 out of 19200) –Flip Flops: 45.2% (8669 out of 19200) –Total LUTs: 55.2% (10595 out of 19200) –DSP48Es: 68.8% (22 out of 32) –Block RAMs: 34.4% (11 out of 32) SCPU executes the hyper-plane distance computation (CPU load less than 3%). Algorithm implemented in the FPGA