Double Exposure/Patterning Lithography Hongki Kang EE235 Mar 9 2009.

Slides:



Advertisements
Similar presentations
Litho ITRS Update Lithography iTWG Dec 2010.
Advertisements

X-ray lithography (XRL) 1.Overview and resolution limit. 2.X-ray source ( electron impact and synchrotron radiation). 3.X-ray absorption and scattering.
X-ray lithography (XRL) 1.Overview and resolution limit. 2.X-ray source ( electron impact and synchrotron radiation). 3.X-ray absorption and scattering.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) 2007
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Double Patterning Chris Chase EE235 4/9/07. Chris Chase, EE235 2 Introduction ITRS Roadmap Double Patterning will likely be introduced at the 45 nm node.
Photolithography and resolution enhancement techniques (RET)
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Design Mask Aerial Image Latent Image Developed Resist Image Image in Resist PEB.
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 5.1 Resist parameters A and B as a function of wavelength measured with.
ECE/ChE 4752: Microelectronics Processing Laboratory
© intec 2002http:// Fabrication Process Lithography Resist coating + soft bake Exposure Post-exposure bake + development.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Optical Lithography Ghassan Malek Sr. Development Engineer October 6, 2010 Integrated Systems Nanofabrication Cleanroom.
Université de Lyon- CNRS-LAGEP, France Paper C-090 Model Predictive Control of the Primary Drying Stage of the Drying of Solutions.
Extreme Ultra-Violet Lithography
Patterned Media Recording: the future technology for magnetic storage industry Xiaojun Zhang (Mechanical Engineering) Jie Wu (Physics) Final project of.
Solution processible Inorganic Nanocrystal based Thin-film Transistor Hongki Kang EE235 April
EE143 – Ali JaveySlide 5-1 Section 2: Lithography Jaeger Chapter 2 Litho Reader.
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
Photolithography and resolution enhancement techniques (RET)
CEA-LETI - NIKON Joint Development Program Update C. Lapeyre, S. Barnola, I. Servin, S. Gaugiran, S. Tedesco, L. Pain, A.J. Hazelton, V. Salvetat, M. McCallum.
Optical Data Storage By Ken Tatebe Outline  Basic Technology  CD: Properties and Capabilities  DVD: Comparison to CD  What’s makes DVD’s.
Proximity Effect in EBL Jian Wu Feb. 11, Outline Introduction Physical and quantitative model of proximity effect Reduction and correction of proximity.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Lecture 4 Photolithography.
Lithographic Processes
Top-down approach for formation of nanostructures: Lithography with light, electrons and ions Seminar Nanostrukturierte Festkörper, Martin Hulman.
L. Karklin, S. Mazor, D.Joshi1, A. Balasinski2, and V. Axelrad3
Water Chemistry: pH. pH pH is the measure of hydrogen ions (H+) –Negative logarithm of the H+ concentration Higher the pH, the lower the H+ concentration.
Fabrication of Active Matrix (STEM) Detectors
Chris A. Mack, Fundamental Principles of Optical Lithography, (c) Figure 1.1 Diagram of a simple subtractive patterning process.
Contrast Properties of Electron Beam Resist Ahmed Al Balushi.
Page 1 NSF STC Polymers Used in Microelectronics and MEMs An Introduction to Lithography.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Nanolithography Lecture 15 G.J. Mankey
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Proximity Effect in Electron Beam Lithography
LITHOGRAPHY IN THE TOP-DOWN PROCESS - NEW CONCEPTS
Proximity Effect 游明峰. 1 What is the proximity effect? 2 Proximity Effect Correction 3 Conclusion 4 Reference Outline.
PAG Exposure: Deprotection: (6.1) (6.5)
C Virginia Tech Basic Concepts Antireflective coating is used to prevent reflections from the chrome coming back into the resist –Occasionally AR.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
Lithography in the Top Down Method New Concepts Lithography In the Top-Down Process New Concepts Learning Objectives –To identify issues in current photolithography.
ACTINIC MASK IMAGING: TAKING A SHARP LOOK AT NEXT GENERATION PHOTOMASKS Semiconductor High-NA actinic Reticle Review Project Markus Benk, Antoine Wojdyla,
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
Section 2: Lithography Jaeger Chapter 2 EE143 – Ali Javey.
Repeatability and control in nanoimprint lithography Sarah Felix 4/14/08 EE C235 - Nanoscale Fabrication.
Data Mining Techniques Applied in Advanced Manufacturing PRESENT BY WEI SUN.
1 An X-ray fluorescence spectrometer using CMOS-sensors AD AD vanced MO MO nolithic S S ensors for Supported by BMBF (06FY9099I and 06FY7113I), HIC for.
1 12&13/05/2005 Review Meeting More Moore_SP3-WP CONSORTIUM CONFIDENTIAL EUV Resist Evaluation ExCite T406 and More Moore, SP3 WP6, Objective: Evaluation.
NANO-Lithography Name : DEKONG ZENG EE235 Spring 2007
EE412 Deep Trench Spray Coating Final Presentation Karthik Vijayraghavan Mentor : Jason Parker 12/08/
Name: Abdullah ALghamdi
Wisconsin Center for Applied Microelectronics
Lithography.
Evanescent Wave Imaging Using Optical Lithography
Lecture 4 Fundamentals of Multiscale Fabrication
BY SURAJ MENON S7,EEE,61.
Technical review August-2017 E-beam Lithography
Double Patterning Samuel Johnson 11/6/18.
Chemical Engineering for Micro/Nano Fabrication
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Anti-Reflective Coatings
Extreme Ultra-Violet Lithography
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
Photolithography.
Variations-Aware Circuit Designs for Microprocessors Marc Pons, Thesis Advisors: Francesc Moll, Jaume Abella Electronic Engineering Department Universitat.
Presentation transcript:

Double Exposure/Patterning Lithography Hongki Kang EE235 Mar

Resolution NA (Numerical Aperture) For higher resolution, R ↓, λ ↓, n ↑, and α ↑. ArF source (193 nm) <Trend of k 1 factor reduction since 2001, from Nanofabrication: Principles, Capabilities and Limits by Zheng Cui 2008>

Lithography Challenge ITRS 2007 Lithography

What’s DE and DP? <(a) single exposure, (b) double exposure, (c) double patterning from Nanofabrication: Principles, Capabilities and Limits by Zheng Cui 2008>

What’s DE and DP? Double ExposureDouble Patterning Advantages - Can separate one dense feature into two less dense features (higher resolution possible with using current lithography system) - No considerable changes in infrastructure => more economical than other approaches (λ, NA…) - Keep the same depth of focus - Much simpler than Double Patterning- Current photoresist can be used Drawbacks - The discrepancy and delay between the second PR pattern and the first hardmask pattern, resulting in an additional source of variation - Well developed non-linear resist is needed (propagation of photon energy) - Additional steps causes longer process time and low throughput

Double Patterning Using a Protective Crosslinking Layer

Double Patterning Using a Protective Crosslinking Layer

Double Patterning Using a Protective Crosslinking Layer ~15 nm

Double Patterning Using a Protective Crosslinking Layer As the temperature decreases, the crosslinking layer thickness decreases. Trade off with the ability to protect the first patterned layer

Double Patterning Using a Protective Crosslinking Layer As the acid concentration decreases, the crosslinking layer thickness decreases.

Double Exposure with Linear Resist

32 nm CMOS Platform Technology with Advanced Single Exposure Lithography 32 nm node SRAM was obtained by Toshiba with using ArF (193 nm) and “custom illuminate condition”

Conclusion Current Lithography Advanced Single Exposure Double Exposure Double Patterning

Conclusion Thanks, Questions?