RIT Senior Design Project 10662 D3 Engineering Camera Platform Friday November 6, 2009 9:00am to 11:00am.

Slides:



Advertisements
Similar presentations
Introduction to Programmable Logic John Coughlan RAL Technology Department Electronics Division.
Advertisements

Greg Beau SerajAnanya. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design.
RIT Senior Design Project D3 Engineering Camera Platform
RIT Senior Design Project D3 Engineering Camera Platform Friday October 9, :30 to 1:00pm.
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
FPGA Process Flowchart Backup. FPGA Configurability Basis of configurability – Nature of transistor based FPGA Physical limitations – Through header on.
Mohammed Yousef Abd El ghany, Faculty of Eng., Comm. Dep., 3rd year. Digital Signal Processor The Heart of Modern Real-Time Control Systems.
Motor Control Lab Using Altera Nano FPGA
Autonomous Quadrocopter Proposal Brad Bergerhouse, Nelson Gaske, Austin Wenzel Dr. Malinowski.
Project Status Risks BOM Analysis Feasibility Designs Test Plans.
External Interfaces and the Connector Board Interfaces Specified Originally 2x Camera Link camera2x Gigabit Ethernet camera Power Supply (9V to 36V)10/100.
RIT Senior Design Project D3 Engineering Camera Platform Friday November 6, :00am to 11:00am.
Concept Generation and Evaluation MSD Project Multi Camera System.
STARLight PDR 3 Oct ‘01I.1 Miller STARLight Control Module Design Ryan Miller STARLight Electrical Engineer (734)
Top Level System Block Diagram BSS Block Diagram Abstract In today's expanding business environment, conference call technology has become an integral.
Multidisciplinary Engineering Senior Design Project 6508 Controls Lab Interface Improvement Preliminary Design Review 11/11/05 Team Members: Michael Abbott,
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel September 8, 2005.
WBS & AO Controls Jason Chin, Don Gavel, Erik Johansson, Mark Reinig Design Meeting (Team meeting #10) Sept 17 th, 2007.
1 Color Discriminating Tracking System Lloyd Rochester Sam Duncan Ben Schulz Fernando Valentiner.
Capstone Fall 2005 GFX-One Guitar Processor Team Carpal Tunnel October 6 th 2005.
Team GPS Rover Alex Waskiewicz Andrew Bousky Baird McKevitt Dan Regelson Zach Hornback.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
STARLight PDR 3 Oct ‘01H.1 Miller STARLight Sensor Signal Processing Ryan Miller STARLight Electrical Engineer (734)
Connector Board Meets customer need 6. Accept data from auxiliary external cameras and INS units Power Input Regulation Monitoring.
Redesign of a Submersible Autonomous Data Collection and Transmission System (S.A.D.C.A.T.S.) Group Members: Matthew Rhoads BS ME (Lead) - Ballast, Hull.
Laser Tracking System (LTS) Team Lazer: Son Nguyen Jassim Alshamali Aja ArmstrongMatt Aamold.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Detailed Design Review Project P13363 Members: Justine Converse (IE) James Cover (CE) Alexander Eschbach (EE) Jason Hang (ME) Ashley Trode (EE) Guide:
Capstone PDR Fall 2005 Paintball Gun IR Sensing and Tracking Team Doki Doki: Matt Freeman (EE) James Kirby (ECE) Juan Rivera (EE)
Engineering 1040: Mechanisms & Electric Circuits Fall 2011 Introduction to Embedded Systems.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
USB host for web camera connection
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
4.0 rtos implementation part II
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Input/OUTPUT [I/O Module structure].
MOI PROJECT Gugulethu Mabuza Bachelor Science Electrical Engineering Michigan State University.
Lessons Learned The Hard Way: FPGA  PCB Integration Challenges Dave Brady & Bruce Riggins.
10/14/2015www.itcsoftware.com1 Real Time Solutions.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
Design Objectives The design should fulfill the functional requirements listed below Functional Requirements Hardware design – able to calculate transforms.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Hybrid Power Controller (HPC) Final Presentation Senior Design II.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
Thermal Detecting Wireless Sensor Network
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Exciting Applications of Polynomials Why Learning Polynomials?
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
Parallel compressing system for satellite on programmable chip Yifat Manzor Yifat Manzor & Reshef Dahan Supervisor: Eran Segev Part A.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Lesson 1 PLC BASICS. PLC Definition  Programmable Logic Controllers are industrial computers that control machine and other applications.  PLC have.
Nat 4/5 Computing Science Interfaces
Microcontroller Enhancement Design Project
Project guide B. SUBBULAKSHMI M. E Assistant Professor C. A. R
Microcomputer Architecture
AMCOM Digital Archive Design Review - Week 3.
Programmable Logic Controllers (PLCs) An Overview.
Ruggedized Camera Encoder
Challenges Implementing Complex Systems with FPGA Components
Joe Trefilek Jeff Kubascik Paul Scheffler Matt Rockey
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Five Key Computer Components
ECE 477 DESIGN REVIEW TEAM 14  SPRING 2010
Touch Sensitive Piano Keys
Command and Data Handling
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Presentation transcript:

RIT Senior Design Project D3 Engineering Camera Platform Friday November 6, :00am to 11:00am

Team Members Gregory Hintz (EE) – Project Manager Samuel Skalicky (CE) – Lead Engineer, FPGA Board Jeremy Greene (EE) – Connector Board Jared Burdick (EE) – Power Michelle Bard (ME) – Environmental Tony Perrone (ME) – Physical Design

Advisors Scott Reardon (D3 Engineering) Kevin Kearney (D3 Engineering) Dr. Robert Kremens (RIT-Imaging Science) Philip Bryan (RIT – Industry Guide)

Project Status Risks BOM Analysis Feasibility Designs Test Plans

Schedule for the Design Review Overview – Gregory Hintz Electrical Discussion Processor Board and FPGA – Samuel Skalicky Connector Board, INS System – Jeremy Greene Mechanical Discussion System Design – Tony Perrone Environmental Concerns – Michelle Bard

What is the Customer Looking for? Integrate supplied components Ruggedized Unit Flight-capable package Can record and transmit Capable of processing

Black Box System Model

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors i.NovAtel OEM Board OEMV3 ii.NovAtel OEM Board OEMV2 D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Camera Components Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

Electronic System

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors i.NovAtel OEM Board OEMV3 ii.NovAtel OEM Board OEMV2 D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Camera Components Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

Final Output 10mp Camera

Electronic System

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors i.NovAtel OEM Board OEMV3 ii.NovAtel OEM Board OEMV2 D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Camera Components Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

Final Output CameraLink® IR camera

Electronic System

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors i.NovAtel OEM Board OEMV3 ii.NovAtel OEM Board OEMV2 D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Spatial Sensing Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

Output INS data format # of shot, (FLIGHT INFORMATION, Pitch, ect….) 675, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,

Electronic System

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors i.NovAtel OEM Board OEMV3 ii.NovAtel OEM Board OEMV2 D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Processing elements Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

OEM Digital Signal Processing Board Signal Processing already done on Customer Supplied Interface. – Image overlay – Compression – Resolution of Images Outputs – 10/100 Ethernet – S-Video Software interface available

OEM Board

Electronic System

FPGA Board Diagram

FPGA Board to Scale

1.Integrate supplied components A.10MP Visual Band Camera B.1.3MP IR Camera C.Spatial Sensors D.Camera Processing Board 2.Capture data from two cameras 3.Capture 1fps 4.Capture 30fps 5.Capture INS 30/sec (simultaneously) Processing elements Customer Needs Met 6.External INS units 7.Data processing (overlay) 8.Real time viewing 9.Store full-res. Data during flight 10. Support NovAtel GNSS board

FPGA Inputs/Outputs Flexible Architecture Faster Speed Parallel Processing DSP Energy Efficient Single Pipeline Easy Implementation Math based ISA Processing Elements

DSP Customer programmable – Encoding/Decoding media – Peripherals Role in this design – Image compression – Real time streaming of data – INS interface Required skills – Implementable Knowledge of C – DSP/BIOS

FPGA FPGA Selection – Quicker time to fabrication – Supreme configurability/Field reprogrammable – Has the I/O needed – Parallel processing

FPGA Xilinx Selection – Resources available to the team – Larger range of choices than other companies – Customer preference Model XC6SLX75T Selection – Package size (23mm x 23mm) – High speed transceiver count – I/O pin count – Cost effectiveness

FPGA Board Diagram

Data Flow – Initial Design Pictures Camera  FPGA  OEM INS Data INS  OEM

Data Flow – Final Design Pictures Camera  FPGA  OEM Camera  FPGA  HD INS Data INS  OEM  FPGA  HD

Data Speeds **Note: baud = bits per second (RS-232) Image – IR: 30 images / second VGA=640x MHz – Visible :1 image / second 10.7MP=3664x MHz INS – 30 captures / second 1kB=8kb 8000 baud

FPGA Pin Speeds Minimum values – 13ns -> 76 MHz – 5ns -> 200 MHz

System Software Design

FPGA Image Controller

Image Data Input

System Software Design

FPGA Central Dispatch

FPGA Process Flowchart Backup

FPGA Configurability Basis of configurability – Nature of transistor based FPGA Physical limitations – Through header on PCB using Xilinx provided development tools Backup

FPGA Configurability Customer configurable – Configuration languages Knowledge of VHDL/Verilog – Development packages Xilinx provided development tools – Physical configuration requirements Connect programmer and download data file, restart board Backup

Processing Elements DSP CPU based C Language FPGA Transistor based VHDL/Verilog Backup

Customer Needs Use Supplied Components – 10MP Visual Camera – IR Camera – 1 of the 2 Inertial Navigation Systems depending on availability NovAtel OEM Board OEMV3 NovAtel OEM Board OEMV2 – OEM Camera Processing Board Interface to single 10Mpixel Camera through proprietary “D3 Camera” connector. Interface to single Thermal Camera through Camera Link Interface. Capture 10MP data at 1FPS Capture the Thermal Camera data synchronized with the 10Mpixel camera. Capture INS data and store to match corresponding photos. Accept data from auxiliary external cameras and INS units Make data overlay and processing possible on-board Output data from the supplied OEM Board connection for real-time viewing Store data internally during flight using a SSD SATA drive. Package must include mounting and space necessary for four cameras. Package everything (except for the IR camera) to protect it against the environment and to minimize the size. “Everything” Includes: – (4) visual cameras and their lenses – (1) INS sensor – (1) OEM Camera Processing Board – Any other components necessary for operation Position images for ground observations Make cameras separable from the processing hardware Interface package to a light passenger aircraft.

Backup slide: Final Output IR Camera with INS Data overlay Color Aerial Photograph

Customer provided devices OEM Digital Signal Processing Board CameraLink® to D3 Conversion Chips Novatel OEM Board IMU System Cameras – (2) Using D3 Connector interface – (1) IR using Camera Link

Assembly