Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo Networked Software Systems Laboratory Department of Electrical Engineering Technion - Israel.

Slides:



Advertisements
Similar presentations
Delay and Throughput in Random Access Wireless Mesh Networks Nabhendra Bisnik, Alhussein Abouzeid ECSE Department Rensselaer Polytechnic Institute (RPI)
Advertisements

Presented By: Erez RokahErez Goldshide Supervisor:Victor Kulikov Networked Software Systems Laboratory Department of Electrical Engineering Technion -
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo.
PRESENTED BY: ILYA NELKENBAUM KEREN ARMON SUPERVISOR: MR. YOSSI KANIZO 09/03/2011 Cuckoo the Kicking Bird 1.
Presented By: Erez RokahErez Goldshide Supervisor:Victor Kulikov Networked Software Systems Laboratory Department of Electrical Engineering Technion -
Handwritten Character Recognition Using Artificial Neural Networks Shimie Atkins & Daniel Marco Supervisor: Johanan Erez Technion - Israel Institute of.
A Scalable Switch for Service Guarantees Bill Lin (University of California, San Diego) Isaac Keslassy (Technion, Israel)
Making Parallel Packet Switches Practical Sundar Iyer, Nick McKeown Departments of Electrical Engineering & Computer Science,
Computer Networks Fall, 2007 Prof Peterson. CIS 235: Networks Fall, 2007 Western State College  What is “store and forward”?  What is a buffer / queue?
LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.
Project Characterization Virtual Traffic Signal Presented by: Ron Herman Ofir Shentzer Technion – Israel Institute Of Technology Electrical Engineering.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004.
1 Multi - Core fast Communication for SoPC Multi - Core fast Communication for SoPC Technion – Israel Institute of Technology Department of Electrical.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion The.
Computer Science 1 Providing QoS through Active Domain Management Liang Guo, Ibrahim Matta Quality-of-Service Networking Lab CS Department Boston University.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scaling.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Course.
1 Cross ID tag emulator Performed by: Raanan Steinberg Yido Shalev Project instructor: Yossi Hipsh Technion – Israel Institute of Technology Department.
In-Band Flow Establishment for End-to-End QoS in RDRN Saravanan Radhakrishnan.
The Crosspoint Queued Switch Yossi Kanizo (Technion, Israel) Joint work with Isaac Keslassy (Technion, Israel) and David Hay (Politecnico di Torino, Italy)
EE 122: Router Design Kevin Lai September 25, 2002.
A Switch-Based Approach to Starvation in Data Centers Alex Shpiner Joint work with Isaac Keslassy Faculty of Electrical Engineering Faculty of Electrical.
By: Arnon Benor Supervisor: Yossi Kanizo Lab Engineer: Dr. Ilana David Spring Semester 2009.
1 EE384Y: Packet Switch Architectures Part II Load-balanced Switches Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:
Device Driver for Generic ASC Module - Project Presentation - By: Yigal Korman Erez Fuchs Instructor: Evgeny Fiksman Sponsored by: High Speed Digital Systems.
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
Color Aware Switch algorithm implementation The Computer Communication Lab (236340) Spring 2008.
Diffusion Early Marking Department of Electrical and Computer Engineering University of Delaware May / 2004 Rafael Nunez Gonzalo Arce.
COMPUTER NETWORKS LAB 3: HUBS AND SWITCHES
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Computer Networks Switching Professor Hui Zhang
Buffer Management for Shared- Memory ATM Switches Written By: Mutlu Apraci John A.Copelan Georgia Institute of Technology Presented By: Yan Huang.
Objective 2.01 Test Review Name: Class Period:.
General What is an OS? What do you get when you buy an OS? What does the OS do? What are the parts of an OS? What is the kernel? What is a device.
SMUCSE 8344 Term Paper Topics (Always Incomplete).
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 2007 (TPDS 2007)
System Development Process Prof. Sujata Rao. 2Overview Systems development life cycle (SDLC) – Provides overall framework for managing system development.
“ACT” Audio Conference over ATM Network with TRM Technion - Israel Institute of Technology Electrical Engineering Faculty Computer Networks Laboratory.
TO p. 1 Spring 2006 EE 5304/EETS 7304 Internet Protocols Tom Oh Dept of Electrical Engineering Lecture 9 Routers, switches.
1 Copyright © Monash University ATM Switch Design Philip Branch Centre for Telecommunications and Information Engineering (CTIE) Monash University
Salim Hariri HPDC Laboratory Enhanced General Switch Management Protocol Salim Hariri Department of Electrical and Computer.
11 Experimental and Analytical Evaluation of Available Bandwidth Estimation Tools Cesar D. Guerrero and Miguel A. Labrador Department of Computer Science.
Abtin Keshavarzian Yashar Ganjali Department of Electrical Engineering Stanford University June 5, 2002 Cell Switching vs. Packet Switching EE384Y: Packet.
Performed by:Yulia Turovski Lior Bar Lev Instructor: Mony Orbach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Page 1 Industrial Technology Research Institute Computer & Communication Research Laboratories Network Processor +Programmable semiconductor devices for.
Real-Time Performance Analysis of Adaptive Link Rate Baoke Zhang, Karthikeyan Sabhanatarajan, Ann Gordon-Ross*, Alan D. George* This work was supported.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
Chapter 11.4 END-TO-END ISSUES. Optical Internet Optical technology Protocol translates availability of gigabit bandwidth in user-perceived QoS.
Indian Institute of Technology Bombay 1 Abhay Karandikar Associate Professor Department of Electrical Engineering
Throughput of Internally Buffered Crossbar Switch Saturday, February 20, 2016 Mingjie Lin
Indian Institute of Technology Bombay 1 Communication Networks Prof. D. Manjunath
Input buffered switches (1)
Network Components and terms. Hub is a device for connection multiple ethernet devices together and making then act as a single network segment.
Performed by: Erez Davidi / Aviad Zrihen Instructor: Yaniv Ben-Yitzhak המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
1 Building big router from lots of little routers Nick McKeown Assistant Professor of Electrical Engineering and Computer Science, Stanford University.
EE384Y: Packet Switch Architectures Scaling Crossbar Switches
FlexiBuffer: Reducing Leakage Power in On-Chip Network Routers
Tapping Into The Unutilized Router Processing Power
Chapter 4: Network Layer
An Overview of the ITTC Networking & Distributed Systems Laboratory
School of Electrical Engineering and Computer Science
Providing QoS through Active Domain Management
Opnet Simulator Project
EE 122: Lecture 7 Ion Stoica September 18, 2001.
EE384Y: Packet Switch Architectures II
Chapter 4: Network Layer
Input-queued switches: queueing theory & algorithm design
Presentation transcript:

Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo Networked Software Systems Laboratory Department of Electrical Engineering Technion - Israel Institute of Technology

Motivation A switch is a computer networking device that connects network segments Switches form the Internet infrastructure It is critical for switches to be fast, with high throughput, reliable, modular, cost and power effective We will evaluate switches with the following measure in mind: Throughput.

Project Goals Studying the current high-speed switch architectures Evaluation of current switching architectures Simulate the basic switching architectures mentioned above Compare to the theorem and mathematical analysis Object Oriented Design (using C#) Modular Design

Simulation Flow Input Generator generates cells for current cycle Input cells are inserted into the switch queues Logger logs current cycle results The switch scheduler decides which queues are processed and outputs the corresponding cells

Simulation Result Example 32x32 CQ switch under trace-based traffic

Conclusions All switches, provided that the queues’ capacity is high enough, can reach near 100% throughput. Exhaustive scheduling algorithms are best when using small sized queues with burst income traffic. The “Longest Queue First” algorithm gives the overall best results for a Crosspoint Queued Switch.