Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama 36849 USA.

Slides:



Advertisements
Similar presentations
High-Level Fault Grading. Improving Gate-Level Fault Coverage by RTL Fault Grading* * W. Mao and R. K. Gulati, ITC 1996, pp
Advertisements

Weighted Random and Transition Density Patterns for Scan-BIST Farhana Rashid* Vishwani D. Agrawal Auburn University ECE Department, Auburn, Alabama
An Algorithm for Diagnostic Fault Simulation Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA 13/29/2010IEEE LATW 10.
Committee: Vishwani D. Agrawal Adit Singh Victor P. Nelson
10/28/2009VLSI Design & Test Seminar1 Diagnostic Tests and Full- Response Fault Dictionary Vishwani D. Agrawal ECE Dept., Auburn University Auburn, AL.
1 Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan Vishwani D. Agrawal Department of Electrical and Computer.
9-Oct-2002Prasad et al., ITC'021 A New Algorithm for Global Fault Collapsing into Equivalence and Dominance Sets A. V. S. S. Prasad Agere Systems, Bangalore.
1 Analyzing Reconvergent Fanouts in Gate Delay Fault Simulation Dept. of ECE, Auburn University Auburn, AL Hillary Grimes & Vishwani D. Agrawal.
Mar. 27, 2013 Chidambaram's MS Defense1 Dictionary-Less Defect Diagnosis as Real or Surrogate Single Stuck- At Faults Master’s Defense Chidambaram Alagappan.
Compaction of Diagnostic Test Set for a Full-Response Dictionary Mohammed Ashfaq Shukoor Vishwani D. Agrawal 18th IEEE North Atlantic Test Workshop, 2009.
Partial Implications, etc.
Jan. 29, 2002Gaur, et al.: DELTA'021 A New Transitive Closure Algorithm with Application to Redundancy Identification Vivek Gaur Avant! Corp., Fremont,
Diagnostic Test Generation and Fault Simulation Algorithms for Transition Faults Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama
Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama /13/2010 NATW 10 1 A Diagnostic Test Generation System.
A Diagnostic Test Generation System Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Nov. 3rdITC
6/11/2015A Fault-Independent etc…1 A Fault-Independent Transitive Closure Algorithm for Redundancy Identification Vishal J. Mehta Kunal K. Dave Vishwani.
5/1/2006VTS'061 Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring Vishwani D. Agrawal Auburn University, Dept. of ECE, Auburn,
Thesis Advisor: Dr. Vishwani D. Agrawal
Dec. 19, 2005ATS05: Agrawal and Doshi1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849, USA Vishwani D. Agrawal Alok S. Doshi.
Aug 11, 2006Yogi/Agrawal: Spectral Functional ATPG1 Spectral Characterization of Functional Vectors for Gate-level Fault Coverage Tests Nitin Yogi and.
4/28/05 Raghuraman: ELEC To Generate a Single Test Vector to detect all/most number of faults in a given set Project by: Arvind Raghuraman Course.
Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.
A Two Phase Approach for Minimal Diagnostic Test Set Generation Mohammed Ashfaq Shukoor Vishwani D. Agrawal 14th IEEE European Test Symposium Seville,
Sep. 26, 2001Agrawal: Stratified Sampling1 Stratified Sampling for Fault Coverage of VLSI Systems Vishwani D. Agrawal Agere Systems, Murray Hill, NJ
Spring 07, Feb 8 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Logic Equivalence Vishwani D. Agrawal James J.
Jan. 9, 2007 VLSI Design Conference Spectral RTL Test Generation for Microprocessors Nitin Yogi and Vishwani D. Agrawal Auburn University Department.
Dec. 29, 2005Texas Instruments (India)1 Concurrent Test Generation Auburn University, Department of Electrical and Computer Engineering Auburn, AL 36849,
1 Oct 24-26, 2006 ITC'06 Fault Coverage Estimation for Non-Random Functional Input Sequences Soumitra Bose Intel Corporation, Design Technology, Folsom,
10/25/2007 ITC-07 Paper Delay Fault Simulation with Bounded Gate Delay Model Soumitra Bose Design Technology, Intel Corp. Folsom, CA Hillary.
Spring 08, Mar 27 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2008 Fault Simulation Vishwani D. Agrawal James J.
1 Reconvergent Fanout Analysis of Bounded Gate Delay Faults Dept. of ECE, Auburn University Auburn, AL Master’s Defense Hillary Grimes Thesis Advisor:
1 Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults R. Sethuram
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
Independence Fault Collapsing
Exclusive Test and its Application to Fault Diagnosis Vishwani D. Agrawal Dong Hyun Baik Yong C. Kim Kewal K. Saluja Kewal K. Saluja.
March 17, 2008Southeastern Symposium on System Theory (SSST) 2008, March 16-18, New Orleans, Louisiana 1 Nitin Yogi and Dr. Vishwani D. Agrawal Auburn.
Design Technology Center National Tsing Hua University A New Paradigm for Scan Chain Diagnosis Using Signal Processing Techniques Shi-Yu Huang ( 黃錫瑜 )
Using Hierarchy in Design Automation: The Fault Collapsing Problem Raja K. K. R. Sandireddy Intel Corporation Hillsboro, OR 97124, USA
May 13, 2005Sandireddy & Agrawal: Hierarchy in Fault Collapsing 1 Use of Hierarchy in Fault Collapsing Raja K. K. R. Sandireddy Intel Corporation Hillsboro,
Jan. 6, 2006VLSI Design '061 On the Size and Generation of Minimal N-Detection Tests Kalyana R. Kantipudi Vishwani D. Agrawal Department of Electrical.
February 4, 2009Shukoor: MS Thesis Defense1 Fault Detection and Diagnostic Test Set Minimization Master’s Defense Mohammed Ashfaq Shukoor Dept. of ECE,
Independence Fault Collapsing and Concurrent Test Generation Thesis Advisor: Vishwani D. Agrawal Committee Members: Victor P. Nelson, Charles E. Stroud.
Oct. 5, 2001Agrawal, Kim and Saluja1 Partial Scan Design With Guaranteed Combinational ATPG Vishwani D. Agrawal Agere Systems Processor Architectures and.
Dominance Fault Collapsing of Combinational Circuits By Kalpesh Shetye & Kapil Gore ELEC 7250, Spring 2004.
Jan. 11, '02Kim, et al., VLSI Design'021 Mutiple Faults: Modeling, Simulation and Test Yong C. Kim University of Wisconsin, Dept. of ECE, Madison, WI 53706,
March 6, th Southeastern Symposium on System Theory1 Transition Delay Fault Testing of Microprocessors by Spectral Method Nitin Yogi and Vishwani.
Class Design Project - Test Generation 1 Class Design Project Test Generation Hillary Grimes III ELEC Project Presentation April 26, 2007.
Diagnostic and Detection Fault Collapsing for Multiple Output Circuits Raja K. K. R. Sandireddy and Vishwani D. Agrawal Dept. Of Electrical and Computer.
黃錫瑜 Shi-Yu Huang National Tsing-Hua University, Taiwan Speeding Up Byzantine Fault Diagnosis Using Symbolic Simulation.
VLSI Testing Lecture 7: Combinational ATPG
Master’s Thesis Defense Xiaolu Shi Dept. of ECE, Auburn University
THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.
VTS 2012: Zhao-Agrawal1 Net Diagnosis using Stuck-at and Transition Fault Models Lixing Zhao* Vishwani D. Agrawal Department of Electrical and Computer.
Vishwani D. Agrawal Auburn University, Dept. of Elec. & Comp. Engg. Auburn, AL 36849, U.S.A. Nitin Yogi NVIDIA Corporation, Santa Clara, CA th.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
Jing Ye 1,2, Xiaolin Zhang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese.
Properties Incompleteness Evaluation by Functional Verification IEEE TRANSACTIONS ON COMPUTERS, VOL. 56, NO. 4, APRIL
Copyright 2001, Agrawal & BushnellLecture 6:Fault Simulation1 VLSI Testing Lecture 6: Fault Simulation Dr. Vishwani D. Agrawal James J. Danaher Professor.
November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.
Fault Models, Fault Simulation and Test Generation Vishwani D. Agrawal Department of ECE, Auburn University Auburn, AL 36849, USA
COE-571 Digital System Testing A Pattern Ordering Algorithm for Reducing the Size of Fault Dictionaries Authors: P. Bernardi, M. Grosso, M. Rebaudengo,
Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.
VLSI Testing Lecture 7: Combinational ATPG
Pattern Compression for Multiple Fault Models
Automatic Test Generation for Combinational Circuits
Fault Collapsing via Functional Dominance
Fault Models, Fault Simulation and Test Generation
A Primal-Dual Solution to Minimal Test Generation Problem
VLSI Testing Lecture 7: Combinational ATPG
Presentation transcript:

Reduced Complexity Test Generation Algorithms for Transition Fault Diagnosis Yu Zhang Vishwani D. Agrawal Auburn University, Auburn, Alabama USA Oct 10th1

Outline Purpose (motivation) Problem statement and contribution Introduction and background Representing a transition fault as a single stuck-at fault Exclusive test patterns for transition faults –One and two time frame models Experimental Results Conclusion Oct 10th2

Purpose Oct 10th3 Many modern design failures behave as non-classical faults. Most failures are timing related. Transition fault model is widely used due to its simplicity. There exist a need for diagnosis using the transition fault model.

Problem Statement and Contribution Oct 10th4 Modeling and test generation for transition faults: –Detection of single transition faults –Exclusive tests for fault-pairs Present contribution: –A diagnostic ATPG system for transition faults using conventional fault-detection tools.

Introduction Oct 10th5 Previous work*: –A diagnostic coverage metric –Diagnostic fault simulation –Exclusive test generation for stuck-at fault –Diagnostic ATPG system * Yu Zhang, V. D. Agrawal, “A Diagnostic Test Generation System,” in Proc. Int. Test Conf., Paper 12.3.

Introduction Oct 10th6 Given a set of vectors, we define: Diagnostic Coverage: Where g 0 is the group of undetected faults. Fault group: Set of faults detected by same vectors at same outputs (hence indistinguishable). Fault coverage (conventional)

DC vs. Fault-Pair Coverage – s27 Oct 10th7

Introduction Oct 10th8 line x 2 PI PO Single circuit copy ATPG: find a test vector to distinguish fault f1 (line x 1 s-a-a) from fault f2 (line x 2 s-a-b) s-a-b line x 1 s-a-a x1’x1’ x2’x2’

Introduction Oct 10th9 PI PO Single copy exclusive test generation: y x1x1 CUT C x1’x1’ a x2x2 b x2’x2’

Introduction Oct 10th10 Suppose a is 0 and b is 1, the model can be simplified: PI PO y x1x1 x1’x1’ x2x2 x2’x2’ CUT C

Representation of a Transition Fault Oct 10th11 x’ Slow to rise x x’ x MFF init MFF Model:

Detection Test Generation Oct 10th PI x x’ MFF init. 1 Using MFF Model: y PO 12 s-a-1 Test for y sa1 is also a test for xx’ slow to rise

Two-time-frame Model (Simplified): Oct 10th13 xx’ Detection test for xx’ slow-to-rise Useful for equivalence identification x x’ PIPO s-a-1 Detection Test Generation y

Single Copy Exclusive Test Generation Oct 10th14 x1x1 x1’x1’ x2’x2’ x2x2 MFF init. 1 s-a-0/1 0 1 MFF init PO PI Exclusive test for x 1 x 1 ’ slow-to-fall and x 2 x 2 ’ slow-to-rise:

Single Copy Exclusive Test Generation Oct 10th15 x1x1 x1’x1’ x2’x2’ x2x2 s-a-0/1 MFF init. 0 PO PI MFF init. 1 Simplified version:

Advantages of Exclusive Test Algorithm Reduced complexity: Single-copy ATPG model is no more complex than a single fault ATPG. No need for especially designed diagnostic ATPG tools. Can take advantage of various existing fault detection ATPG algorithms. Oct 10th16

Experimental Results Oct 10th17

Need for Equivalence Identification Oct 10th18 Some fault-pairs are functionally equivalent. Exclusive test ATPG may leave many undiagnosed fault pairs as aborted faults causing low DC. Many techniques have been proposed for fault equivalence identification: –Structural analysis –Exhaustive enumeration –Learning & implication –Branch & bound –Circuit transformation & symmetry identification

Conclusion A new diagnostic ATPG system for transition fault is constructed. Only conventional tools are used: –Exclusive test generation for transition fault requires only single stuck-at fault detection. –Fault equivalence checking is important for DC; requires effective algorithm. Oct 10th19

Oct 10th20