TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1.

Slides:



Advertisements
Similar presentations
Minimum Clique Partition Problem with Constrained Weight for Interval Graphs Jianping Li Department of Mathematics Yunnan University Jointed by M.X. Chen.
Advertisements

New Graph Bipartizations for Double-Exposure, Bright Field Alternating Phase-Shift Mask Layout Andrew B. Kahng (UCSD) Shailesh Vaya (UCLA) Alex Zelikovsky.
OCV-Aware Top-Level Clock Tree Optimization
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Fast Algorithms For Hierarchical Range Histogram Constructions
Minimum Implant Area-Aware Gate Sizing and Placement
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography Bei Yu, Xiaoqing Xu, JhihRong Gao, David Z. Pan.
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
FastPlace: Efficient Analytical Placement using Cell Shifting, Iterative Local Refinement and a Hybrid Net Model FastPlace: Efficient Analytical Placement.
GREMA: Graph Reduction Based Efficient Mask Assignment for Double Patterning Technology Yue Xu, Chris Chu Iowa State University Form ICCAD2009.
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.
Automated Layout and Phase Assignment for Dark Field PSM Andrew B. Kahng, Huijuan Wang, Alex Zelikovsky UCLA Computer Science Department
The Complexity of the Network Design Problem Networks, 1978 Classic Paper Reading
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Balanced Graph Partitioning Konstantin Andreev Harald Räcke.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
August 12, 2005Uppalapati et al.: VDAT'051 Glitch-Free Design of Low Power ASICs Using Customized Resistive Feedthrough Cells 9th VLSI Design & Test Symposium.
3 -1 Chapter 3 The Greedy Method 3 -2 The greedy method Suppose that a problem can be solved by a sequence of decisions. The greedy method has that each.
Enhanced Resist and Etch CD Control by Design Perturbation Abstract Etch dummy features are used to reduce CD skew between resist and etch processes and.
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
2-Layer Crossing Minimisation Johan van Rooij. Overview Problem definitions NP-Hardness proof Heuristics & Performance Practical Computation One layer:
Design Bright-Field AAPSM Conflict Detection and Correction C. Chiang, Synopsys A. Kahng, UC San Diego S. Sinha, Synopsys X. Xu, UC San Diego A. Zelikovsky,
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
A Cell-Based Row-Structure Layout Decomposer for Triple Patterning Lithography Hsi-An Chien, Szu-Yuan Han, Ye-Hong Chen, and Ting-Chi Wang Department of.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
Constrained Pattern Assignment for Standard Cell Based Triple Patterning Lithography H. Tian, Y. Du, H. Zhang, Z. Xiao, M. D.F. Wong Department of ECE,
Optimally Minimizing Overlay Violation in Self-aligned Double Patterning Decomposition for Row-based Standard Cell Layout in Polynomial Time Z. Xiao, Y.
Hsiu-Yu Lai Ting-Chi Wang A TPL-Friendly Legalizer for Standard Cell Based Design SASIMI ‘15.
Treewidth Algorithms and Networks. Treewidth2 Overview Historic introduction: Series parallel graphs Dynamic programming on trees Dynamic programming.
Register Allocation and Spilling via Graph Coloring G. J. Chaitin IBM Research, 1982.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 FLUTE: Fast Lookup Table Based RSMT Algorithm.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
© The McGraw-Hill Companies, Inc., Chapter 3 The Greedy Method.
CSE 242A Integrated Circuit Layout Automation Lecture: Partitioning Winter 2009 Chung-Kuan Cheng.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Graph Partitioning Problem Kernighan and Lin Algorithm
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
QED: A Novel Quaternary Encoding to Completely Avoid Re-labeling in XML Updates Changqing Li,Tok Wang Ling.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
Chin-Hsiung Hsu, Yao-Wen Chang, and Sani Rechard Nassif From ICCAD09.
Multi-Source Latency Variation Synchronization for Collaborative Applications Abhishek Bhattacharya, Zhenyu Yang & Deng Pan.
Logic synthesis flow Technology independent mapping –Two level or multilevel optimization to optimize a coarse metric related to area/delay Technology.
Routing Topology Algorithms Mustafa Ozdal 1. Introduction How to connect nets with multiple terminals? Net topologies needed before point-to-point routing.
Outline Motivation and Contributions Related Works ILP Formulation
Optimizing server placement in distributed systems in the presence of competition Jan-Jan Wu( 吳真貞 ), Shu-Fan Shih ( 施書帆 ), Pangfeng Liu ( 劉邦鋒 ), Yi-Min.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types Authors: Zhuo Li and Weiping Shi Presenter: Sunil Khatri Department of Electrical.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
11 Yibo Lin 1, Xiaoqing Xu 1, Bei Yu 2, Ross Baldick 1, David Z. Pan 1 1 ECE Department, University of Texas at Austin 2 CSE Department, Chinese University.
Reducing Structural Bias in Technology Mapping
Mathematical Foundations of AI
Delay Optimization using SOP Balancing
Automated Layout and Phase Assignment for Dark Field PSM
Delay Optimization using SOP Balancing
Presentation transcript:

TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1

Outline Background Problem definition Proof of NP-Completeness MILP formulation Heuristic Algorithm Experimental results Conclusions 2

Background Triple patterning lithography(TPL) ◦ One of the most promising lithography technologies to sub 14-nm design ◦ Layout is partitioned into three masks Layout 2-color solution 3-color solution 3

Previous works TPL layout decomposition ◦ General layout (2-D)  E.g. Yu et al. (ICCAD 12’, 14’), Kuang et al. (DAC’13) ◦ Standard cell based layout (1-D)  E.g. Tian et al. (ICCAD’12) TPL-aware detailed placement ◦ Layout is allowed to modified ◦ Standard cell based  E.g. Yu et al. (ICCAD’13), Kuang et al. (ICCAD’14), Tian et al. (ICCAD’14) 4

Flow of TPL-aware detailed placement 5 Build coloring solutions for each type of standard cells Build a look-up table to find the minimal extra space between two standard cells Co-optimize detailed placement and TPL conflicts, and stitches Cell shifting Cell flipping Cell swapping

Coloring constraint The standard cells of the same type use the same coloring solution (Tian et al. ICCAD’13 ) ◦ Standard cells of the same type eventually have similar physical and electrical characteristics. ◦ Minimize the impact of process variation (a) without coloring constraint (b) with coloring constraint 6 BCCBB BCCBB

Problem definition Input: ◦ An initial detailed placement ◦ A standard cell library, each type of standard cell has a number of coloring solutions Output: ◦ A refined detailed placement ◦ Coloring solution for standard cells Constraints: ◦ Cell ordering is fixed, only cell shifting is allowed ◦ The cells of the same type should use the same coloring solution. ◦ Eliminate TPL conflicts Objectives: ◦ Minimize total cell displacement and stitches 7

NP-Complete Single-row version ◦ The placement only has one row ◦ Reduction from 3-coloring problem 3-coloring instance Single-row instance 8 t1 t2t3 t4 t1t1 t2t2 t0t0 t1t1 t3t3 t0t0 t2t2 t3t3 t0t0 t3t3 t4t4 3-coloring problem has feasible solution, if and only if, no extra space is introduced in single-row version problem

MILP formulation Cost function: ◦ weighted sum of stitches count and total cell displacement Constraints: ◦ the cells of the same type should use the same coloring solution ◦ maintain cell ordering ◦ remove TPL conflicts 9

MILP example Simple example ◦ Only one row ◦ Only two standard cells A and B ◦ A is on the left of B 10

MILP example 11 Notation Standard cell AStandard cell B widthWaWa WbWb Original x-coordinateOaOa ObOb New x-coordinatenana nbnb displacementdada dbdb Coloring solutiona1, a2b1, b2 Stitch count of coloring solution S1, S2T1, T2 A’s color/B’s colorb1 b2 a1E11E12 a2E21E22 Lookup table

MILP example 12 Min: ( S1*a1 + S2*a2 + S1*b1 + S2*b2 )* α + β *(d a + d b ) Subject: a1 + a2 = 1, b1 + b2 = 1 |n a – O a | <= d a, |n b – O b | <= d b n b – n a >= (W a + W b ) / 2 + E11*a1*b1 + E12*a1*b2 + E21*a2*b1 + E22*a2*b2 x * y => replace x * y by r, and add the following three constraints r – x – y >= -1 r <= x r <= y

Motivation: pattern count Simple example 13 ABCA ABCA PatternCount AA0 AB0 AC2 BA2 BB0 BC0 CA1 CB1 CC0 A pair of two adjacent cells is called a pattern

Motivation: pattern extra space Optimize the inserted extra space in pattern ◦ Eliminate TPL conflicts ◦ Avoid cell overflow of row (a) without overflow in the row (b) overflow in the row 14 BCCBB BCCBB

Motivation: impact on cell displacement The impact on total cell displacement (a) original layout of one row placement (b) new layout of one row placement 15 BCCCC BCCCC

Methodology 16 Std cell lib Detailed placement Recognize important patterns Tree-based heuristic LP-based refinement Estimate cell distribution Calculate the factor of patterns on total cell displacement Generate solution graph Generate maximum spanning tree Dynamic programmingEnd

Factor on cell displacement of pattern Estimate cell distribution ◦ Probabilistic method to estimate extra space between adjacent cells ◦ Optimize total cell displacement (a) Original detailed placement (b) After estimation of cell distribution (cell is inflated) 17 CBAACB CBAACB

Factor on cell displacement of pattern Calculate the weight of adjacent pair ◦ The more important adjacent pairs have higher weight ◦ Shifting direction is the feature  A simple heuristic (a) Original detailed placement (b) After estimation of cell distribution 18 CBAACB CBAACB 21012

The weight of pattern Count * extra space * factor on cell displacement 19

Methodology 20 Std cell lib Detailed placement Recognize important patterns Tree-based heuristic LP-based refinement Estimate cell distribution Calculate the factor of patterns on total cell displacement Generate solution graph Generate maximum spanning tree Dynamic programmingEnd

Solution Graph construction Solution graph(undirected graph) ◦ A node is: a type of standard cell ◦ An edge is: a pattern ◦ Cost of a node: stitch cost, pattern weight  E.g. (A, A) ◦ Cost of a edge: pattern weight  E.g. (A, B) 21

Solution Graph Pattern Count factor Extra space weight (A, A)10a0 (C, B)22b4*b (B, A)11c1*c (A, C)11d1*d 22 A B C 4 x b 1 x c 1 x d CBAACB Choose coloring solutions to minimize 4*b + c + d and stitch counts

Tree based heuristic Sparse Graph If it is a tree, dynamic programming can achieve “optimal” solution ◦ Ignore some edges which are not important 23

Maximum spanning tree Pattern Count factor Δ weight (A, A)1020 (C, B)2200 (B, A)1131 (A, C) A B C 4 x 0 1 x 3 1 x 4

Dynamic programming Example ◦ Bottom up construction a1: :10 a2: :20 a3: :30 b1: :10 b2: :20 b3: :30 c1: a1, b1: 40 c2: a2, b3: 50 e1: c1, d1: 80 e2: c2, d3: 100 d1: :20 d2: :20 d3: :40

Methodology 26 Std cell lib Detailed placement Recognize important patterns Tree-based heuristic LP-based refinement Estimate cell distribution Calculate the factor of patterns on total cell displacement Generate solution graph Generate maximum spanning tree Dynamic programmingEnd

LP-based refinement Refinement ◦ Enumerate different coloring solutions for one standard cell type ◦ Other types’ coloring solutions are fixed ◦ The coloring solution of each cell is determined  Minimizing total cell displacement can be formulated as a linear programming 27

Experimental results 28 caseMILPHeuristic Disp (E5) # conflict # stitch Time (s) Disp# conflict # stitch WL increas e Time (s) alu %12 byp %21 div %28 ecc %4 efc %6 ctl %10 top %326 Norm %1

Conclusions Formulate a new TPL optimization problem considering TPL coloring constraints Prove this new problem is NP-complete Propose a MILP formulation Propose an effective heuristic method 29

Q & A 30