Nonlinear & Neural Networks LAB. CHAPTER 20 VHDL FOR DIGITAL SYSYEM DESIGN 20.1VHDL Code for a Serial Adder 20.2VHDL Code for a Binary Multiplier 20.3VHDL.

Slides:



Advertisements
Similar presentations
©2004 Brooks/Cole FIGURES FOR CHAPTER 10 INTRODUCTION TO VHDL Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Advertisements

©2004 Brooks/Cole FIGURES FOR CHAPTER 20 VHDL FOR DIGITAL SYSTEM DESIGN Click the mouse to move to the next page. Use the ESC key to exit this chapter.
VHDL Lecture 1 Megan Peck EECS 443 Spring 08.
©2004 Brooks/Cole FIGURES FOR CHAPTER 17 VHDL FOR SEQUENTIAL LOGIC Click the mouse to move to the next page. Use the ESC key to exit this chapter. This.
Register Transfer Level
ECE Synthesis & Verification - Lecture 2 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits High-Level (Architectural)
IN2305-II Embedded Programming Lecture 2: Digital Logic.
1 EE24C Digital Electronics Project Theory: Sequential Logic (part 2)
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
FIGURES FOR CHAPTER 19 STATE MACHINE DESIGN WITH SM CHARTS
Nonlinear & Neural Networks LAB. CHAPTER 19 State Machine Design with SM charts 19.1 State Machine Charts 19.2 Derivation of SM Charts 19.3 Realization.
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
Dr. Turki F. Al-Somani VHDL synthesis and simulation – Part 2 Microcomputer Systems Design (Embedded Systems)
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
©2010 Cengage Learning Engineering. All Rights Reserved.10-0 Introduction to VHDL PowerPoint Presentation © Cengage Learning, Engineering. All Rights.
Chapter 7 -- Modular Sequential Logic. Serial-in, Serial-out Shift Register.
©2004 Brooks/Cole FIGURES FOR CHAPTER 18 CIRCUITS FOR ARITHMETIC OPERATIONS Click the mouse to move to the next page. Use the ESC key to exit this chapter.
Advanced FPGA Based System Design Lecture-9 & 10 VHDL Sequential Code By: Dr Imtiaz Hussain 1.
ECE 332 Digital Electronics and Logic Design Lab Lab 5 VHDL Design Styles Testbenches.
CHAPTER 12 REGISTERS AND COUNTERS
System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.
Figure 5.1 Conversion from decimal to binary. Table 5.1 Numbers in different systems.
Sequential Arithmetic ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
General model of a sequential network.
Anurag Dwivedi. Basic Block - Gates Gates -> Flip Flops.
Introduction to VHDL Simulation … Synthesis …. The digital design process… Initial specification Block diagram Final product Circuit equations Logic design.
1 Part III: VHDL CODING. 2 Design StructureData TypesOperators and AttributesConcurrent DesignSequential DesignSignals and VariablesState Machines A VHDL.
Digital System Design using VHDL
Department of Communication Engineering, NCTU 1 Unit 4 Arithmetic and Logic Units.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Teaching Digital Logic courses with Altera Technology
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
1 CHAPTER 12 REGISTERS AND COUNTERS This chapter in the book includes: Objectives Study Guide 12.1Registers and Register Transfers 12.2Shift Registers.
Digital Design with SM Charts
Partitioning of a digital system.
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Partitioning of a digital system.
CHAPTER 18 Circuits for Arithmetic Operations
Figure 8.1. The general form of a sequential circuit.
Computer Design Basics
Introduction Introduction to VHDL Entities Signals Data & Scalar Types
CHAPTER 17 VHDL FOR SEQUENTIAL LOGIC
FIGURE 6.1 Four‐bit register
Arithmetic and Logic Units
Digital Principles and Design Algorithmic State Machines
Field Programmable Gate Array
Field Programmable Gate Array
ECE 434 Advanced Digital System L13
ECE 434 Advanced Digital System L12
Field Programmable Gate Array
ECE 434 Advanced Digital System L08
CPE/EE 422/522 Advanced Logic Design L15
CHAPTER 17 VHDL FOR SEQUENTIAL LOGIC
ECE 551: Digital System Design & Synthesis
Sequential circuits and Digital System Reliability
Developing More Advanced Testbenches
Instructor: Alexander Stoytchev
VHDL (VHSIC Hardware Description Language)
SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Overview Part 1 - Registers, Microoperations and Implementations
ECE 434 Advanced Digital System L11
Figure 8.1. The general form of a sequential circuit.
Computer Design Basics
CHAPTER 18 Circuits for Arithmetic Operations
Lecture 17 Logistics Last lecture Today HW5 due on Wednesday
Design of Networks for Arithmetic Operation
Forward Design by state transition table, and state graph
Sequntial-Circuit Building Blocks
EEL4712 Digital Design (Midterm 1 Review).
Presentation transcript:

Nonlinear & Neural Networks LAB. CHAPTER 20 VHDL FOR DIGITAL SYSYEM DESIGN 20.1VHDL Code for a Serial Adder 20.2VHDL Code for a Binary Multiplier 20.3VHDL Code for a Binary Divider 20.4VHDL Code for a Dice Game Simulator 20.5Concluding Remarks

Nonlinear & Neural Networks LAB. Objectives 1. Given a block diagram and state graph for a digital system’s control unit. Write behavioral VHDL code for system. Use one clocked process 2. Compile and simulate VHDL code you wrote for step 1 3. Write synthesizable VHDL code for the system using control signals. Use two processes, one for combinational logic and one for updating registers 4. Compile, simulate, and synthesize the VHDL code for step.3 5. Write a VHDL test bench to test a VHDL module

Nonlinear & Neural Networks LAB VHDL Code for a Serial Adder Fig VHDL Code for Figure 18-1

Nonlinear & Neural Networks LAB. Fig (Continued) 20.1 VHDL Code for a Serial Adder

Nonlinear & Neural Networks LAB VHDL Code for a Binary Multiplier Fig Behavioral VHDL Code for Multiplier of Figure 18-7

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) ‘ 0 ’ &ACC(7 downto 4) + Mcand 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Command File and Simulation Results for (13 by 11) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Test Bench for Multiplier [loop-label:] for index in range loop sequential statements end loop [loop-label]; 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Test Bench for Multiplier 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Command File and Simulation of Multiplier 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Two-Process VHDL Model for Multiplier 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Block Diagram for 8X8 Binary Multiplier 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig VHDL Code for Multiplier with Shift Counter 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig (Continued) 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB. Fig Command File and Simulation of 8X8 Multiplier 20.2 VHDL Code for a Binary Multiplier

Nonlinear & Neural Networks LAB VHDL Code for a Binary Divider Fig VHDL Code for Divider

Nonlinear & Neural Networks LAB. Fig (Continued) 20.3 VHDL Code for a Binary Divider

Nonlinear & Neural Networks LAB. Fig (Continued) 20.3 VHDL Code for a Binary Divider

Nonlinear & Neural Networks LAB VHDL Code for a Dice Game Simulator Fig VHDL Code for Dice Game Controller

Nonlinear & Neural Networks LAB. Fig (Continued) 20.4 VHDL Code for a Dice Game Simulator

Nonlinear & Neural Networks LAB. Fig Counter Module for Dice Game 20.4 VHDL Code for a Dice Game Simulator

Nonlinear & Neural Networks LAB. Fig Main Module for Dice Game 20.4 VHDL Code for a Dice Game Simulator

Nonlinear & Neural Networks LAB Concluding Remarks TABLE 20-1 Synthesis Results (Optimized for Area)