® Gate Array XC5200 Family A Low-cost Gate Array Alternative.

Slides:



Advertisements
Similar presentations
Lecture 15 Finite State Machine Implementation
Advertisements

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 5 Programmable.
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Programmable Logic Devices
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.
PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.
Implementing Logic Gates and Circuits Discussion D5.1.
Implementing Logic Gates and Circuits Discussion D5.3 Section 11-2.
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Programmable logic and FPGA
CS294-6 Reconfigurable Computing Day 2 August 27, 1998 FPGA Introduction.
Multiplexers, Decoders, and Programmable Logic Devices
February 4, 2002 John Wawrzynek
Lecture 3 1 ECE 412: Microcomputer Laboratory Lecture 3: Introduction to FPGAs.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic: Internal Organization of an FPGA José Nelson Amaral.
Adv. Digital Circuit Design
Introduction to FPGA’s FPGA (Field Programmable Gate Array) –ASIC chips provide the highest performance, but can only perform the function they were designed.
ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.
General FPGA Architecture Field Programmable Gate Array.
The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.
EE4OI4 Engineering Design Programmable Logic Technology.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Section II Basic PLD Architecture. Section II Agenda  Basic PLD Architecture —XC9500 and XC4000 Hardware Architectures —Foundation and Alliance Series.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
CPLD (Complex Programmable Logic Device)
1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.
XC5200 FPGA Family A low cost FPGA/gate array alternative  Up to 23,000 gates  50MHz system performance  Robust feature set  Unlimited reprogrammability.
J. Christiansen, CERN - EP/MIC
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.
Tools - Design Entry - Chapter 4 slide 1 FPGA Tools Course Design Entry.
“Supporting the Total Product Life Cycle”
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
FPGA: Field Programmable Gate Array
EE121 John Wakerly Lecture #15
PLDS Mohammed Anvar P.K AP/ECE Al-Ameen Engineering College.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
FPGA Technology Overview Carl Lebsack * Some slides are from the “Programmable Logic” lecture slides by Dr. Morris Chang.
XC5200 Series A low cost gate array alternative Gate Array
Issues in FPGA Technologies
Sequential Programmable Devices
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985
ECE 4110–5110 Digital System Design
Instructor: Dr. Phillip Jones
ELEN 468 Advanced Logic Design
We will be studying the architecture of XC3000.
Xilinx FPGA Architecture
The Xilinx Virtex Series FPGA
XC4000E Series Xilinx XC4000 Series Architecture 8/98
This is the new logo for the XC4000X family
The Xilinx Virtex Series FPGA
Implementing Logic Gates and Circuits
Presentation transcript:

® Gate Array XC5200 Family A Low-cost Gate Array Alternative

® XC5200 FPGA Family  Up to 23,000 gates  50-MHz system performance  Robust feature set  Unlimited reprogrammability  Pin-locking flexibility: VersaRingTM routing  5V devices

® XC5200 Family Features  Gate array replacement success since 1995 —World’s fastest 5V FPGA volume ramp  A low cost FPGA/gate array alternative —Low cost, process-optimized architecture —5V, 0.5 micron process  High performance with robust feature set —Carry logic3-state buffers —Cascade chain4 global nets —JTAG logicSlew rate control

® XC5200 Architecture Overview  Architecture highlights —VersaBlockTM logic module —VersaRing I/O interface —General Routing Matrix (GRM)

® Abundant VersaBlock Routing  VersaBlock equals: —Configurable Logic Block (CLB) –4 identical Logic Cells –4 3-state buffers —Local Interconnect Matrix (LIM) –100% local connectivity –Up to 23 in, 8 out —Direct connects  Result: abundant local routing —Minimizes routing congestion —Granular and symmetrical

® XC5200 Configurable Logic Block  Configurable Logic Block (CLB) —4 identical Logic Cells —20 inputs, 12 outputs —2 5-input functions  Logic Cell (LC0 - LC3) —Function generator, register, & control logic —Independently usable F & FD —Programmable flip-flop or latch —Fast carry logic or cascade chain —Independent feed- through

® carry out XC5200 Carry Logic: 4-bit Adder

® XC5200 Cascade Chain: 16-bit Decoder  Fast implementation of wide input functions  Adjacent CY_MUX connects to provide cascadable decode logic  Flexible LUT allows general decode, AND and OR cascade chains

® XC5200 Family Efficient 5-Input Functions  Allows any combination of 2 separate 5-input functions in one CLB  LC0 and LC1 and/or LC2 and LC3 combined with F5_MUX  Unified library support: —F5MAP or F5_MUX  Efficient 4:1 muxes

® Optimizing 5-Input Functions Both schematics will result in identical implementations Five input AND using F5_MUXFive input AND using F5MAP - or -

® Implementing 4:1 MUX Using F5_MUX  Allows 4:1 muxes in 1/2 CLB

® Single Length Lines Double Length Lines Direct Connects Longlines Local Interconnect Matrix Abundant Routing Resources  Six Levels of Hierarchy  General Routing Matrix —10 single-length lines —4 double-length lines —8 long lines per channel  VersaBlock —Local Interconnect Matrix —Direct connects to all neighbors —Logic cell feedthrough

® XC5200 Global Line Network  4 global clock buffers  Direct access to all CLB clock pins (CK)  Access to non-clock pins via GRM  Buffers can be sourced by IOB or internal routing

® XC5200 TBUF Connectivity  Four TBUFs/CLB  Any CLB output can drive any TBUF  “Weak-keeper” circuit maintains previous state  No pull-ups; use cascade chain for wired functions

® VersaRingTM: High Utilization AND Pin Assignment Flexibility  Versatile interface between internal logic and I/O —I/O decoupled from core logic —Incremental edge routing  VersaRing resources —8 horizontal/vertical longlines —4 direct-connects in/out —4 double-length lines to GRM —10 single-length lines to GRM —8 single-length lines to adjacent VersaRing tile

® XC5200 Input/Output Block  Selectable input, output or 3- state  Optional pull-up/pull-down  Dedicated boundary scan logic  8-mA output sink & source current  4 global nets  Programmable slew rate control  Programmable input delay line

® XC5202XC5204XC5206XC5210XC5215 Max Logic Gates3,0006,00010,00016,00023,000 Typical Gate Range2-3K4-6K6-10K10-16K15-23K Logic Cells ,2961,936 Flip-Flops ,2961,936 Max I/O Performance-6/-5/-4/-3 -6/-5/-4/-3 -6/-5/-4/-3 -6/-5/-4/-3 -6/-5/-4/-3 Packages:VQ64 PC84PC84PC84PC84 PQ/VQ100PQ/VQ100PQ/VQ100 TQ144TQ144TQ144 PQ160PQ160PQ160PQ160 PQ208PQ208HQ208 PQ240HQ % Footprint Compatibility in Common Packages XC5200 Family

® XC5200 support to year 2005 and beyond XC5200 Success Since 1994 Revenue Units High Volume Design Wins Digital camera add-in card Cable modem Set-up box Video game CD player Graphics add-in card 10/100 Mbit Ethernet add-in cards High Volume Design Wins Digital camera add-in card Cable modem Set-up box Video game CD player Graphics add-in card 10/100 Mbit Ethernet add-in cards

® Market Application Volume Consumer-VideoSet Top Box150,000 units Consumer-AudioHigh-end CD Player25,000 units Consumer-VideoVideo Game50,000 units Data ProcessingPC Add-in Card250,000 units Data ProcessingDisplay Monitor100,000 units CommunicationPCS Base Station25,000 units CommunicationModem Card100,000 units CommunicationVoice Mail50,000 units AutomotiveShock Absorber Control>100,000 units XC5200 Series Success

® Xilinx XC5200 vs. Altera Flex 6K  XC5200 Advantages —Segmented interconnect —Lower power —Five XC5200 devices vs. three 6K devices —More features (flip-flop clock enables, cell feed- through, VersaRing, VersaBlock, etceteras.)  Altera Flex 6K is a poor copy of the innovative XC5200 architecture

® FeatureXC5200Flex 6K Clock enableYesNo Direct feed-throughYesNo Independent logic & flip-flop outputs YesNo Clocks per flip-flop1:42:10 Logic Cells per block410 Logic Cell Comparison

® XC5200 Benefit Summary  Process optimized architecture —Small die size —Unlimited reprogrammability —Up to 50-MHz performance  VersaRing I/O interface —Pin assignment flexibility —Logic change flexibility without requiring PCB relayout  100% footprint compatibility —Easy density migration within family

® XC5200 Robust System Level Features  Fast carry logic —High-speed arithmetic functions  Dedicated JTAG logic —Eases system-level testability  3-state buffers —Efficient on-chip bussing  Cascade chain —Efficient wide-input functions