MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li.

Slides:



Advertisements
Similar presentations
A Graph-Partitioning-Based Approach for Multi-Layer Constrained Via Minimization Yih-Chih Chou and Youn-Long Lin Department of Computer Science, Tsing.
Advertisements

Optimization of Placement Solutions for Routability Wen-Hao Liu, Cheng-Kok Koh, and Yih-Lang Li DAC’13.
Native-Conflict-Aware Wire Perturbation for Double Patterning Technology Szu-Yu Chen, Yao-Wen Chang ICCAD 2010.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
An Optimal Algorithm of Adjustable Delay Buffer Insertion for Solving Clock Skew Variation Problem Juyeon Kim, Deokjin Joo, Taehan Kim DAC’13.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
Math443/543 Mathematical Modeling and Optimization
Sambuddha Bhattacharya Subramanian Rajagopalan Shabbir H. Batterywala Fixing Double Patterning Violations With Look-Ahead ASD-DAC’14.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
POLAR 2.0: An Effective Routability-Driven Placer Chris Chu Tao Lin.
Hsiu-Yu Lai Ting-Chi Wang A TPL-Friendly Legalizer for Standard Cell Based Design SASIMI ‘15.
Chih-Hung Lin, Kai-Cheng Wei VLSI CAD 2008
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Escape Routing For Dense Pin Clusters In Integrated Circuits Mustafa Ozdal, Design Automation Conference, 2007 Mustafa Ozdal, IEEE Trans. on CAD, 2009.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
1 Chapter-4: Network Flow Modeling & Optimization Deep Medhi and Karthik Ramasamy August © D. Medhi & K. Ramasamy, 2007.
Global Routing.
Etron Project: Placement and Routing for Chip-Package-Board Co-Design
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
BSG-Route: A Length-Matching Router for General Topology T. Yan and M. D. F. Wong University of Illinois at Urbana-Champaign ICCAD 2008.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Efficient Multi-Layer Obstacle- Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu,Meng-Xiang Li, Yao-Wen Chang.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
Kwangsoo Han‡, Andrew B. Kahng‡† and Hyein Lee‡
Ping-Hung Yuh, Chia-Lin Yang, and Yao-Wen Chang
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Register Placement for High- Performance Circuits M. Chiang, T. Okamoto and T. Yoshimura Waseda University, Japan DATE 2009.
1 Efficient Obstacle-Avoiding Rectilinear Steiner Tree Construction Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang National Taiwan.
GLOBAL ROUTING Anita Antony PR11EC1011. Approaches for Global Routing Sequential Approach: – Route the nets one at a time. Concurrent Approach: – Consider.
Hsing-Chih Chang Chien Hung-Chih Ou Tung-Chieh Chen Ta-Yu Kuan Yao-Wen Chang Double Patterning Lithography-Aware Analog Placement.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
Escape Routing of Mixed-Pattern Signals Based on Staggered-Pin- Array PCBs K. Wang, H. Wang and S. Dong Department of Computer Science & Technology, Tsinghua.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
PARR:Pin Access Planning and Regular Routing for Self-Aligned Double Patterning XIAOQING XU BEI YU JHIH-RONG GAO CHE-LUN HSU DAVID Z. PAN DAC’15.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Yen-Ting Yu Iris Hui-Ru Jiang Yumin Zhang Charles Chiang DRC-Based Hotspot Detection Considering Edge Tolerance and Incomplete Specification ICCAD’14.
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
1 An Arc-Path Model for OSPF Weight Setting Problem Dr.Jeffery Kennington Anusha Madhavan.
System in Package and Chip-Package-Board Co-Design
High-Performance Global Routing with Fast Overflow Reduction Huang-Yu Chen, Chin-Hsiung Hsu, and Yao-Wen Chang National Taiwan University Taiwan.
Chapter 4: Systems of Equations and Inequalities Section 4.7: Solving Linear Systems of Inequalities.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
VLSI Physical Design Automation
The minimum cost flow problem
1.3 Modeling with exponentially many constr.
Integer Programming (정수계획법)
1.3 Modeling with exponentially many constr.
Integer Programming (정수계획법)
Presentation transcript:

MCFRoute: A Detailed Router Based on Multi- Commodity Flow Method Xiaotao Jia, Yici Cai, Qiang Zhou, Gang Chen, Zhuoyuan Li, Zuowei Li

Outline INTRODUCTION MULTI-COMMODITY FLOWMODEL COMPLEX DESIGN RULE MODELING MCF MODEL OPTIMIZATION EXPERIMENTAL RESULT CONCLUSION

INTRODUCTION Detailed routing is an important stage in VLSI physical design. Due to the high routing complexity, it is difficult for existing routing methods to guarantee total completion without design rule checking violations (DRCs) and it generally takes several days for designers to fix remaining DRCs.

INTRODUCTION Studies has shown that the low routing quality partly results from non-optimal net-ordering nature of traditional sequential methods. Based on the multi-commodity flow (MCF) method, detailed routing problem with complex design rule constraints is formulated as an integer linear programming (ILP) problem.

INTRODUCTION

MULTI-COMMODITY FLOW MODEL A net in netlist is generally divided into many sub-nets located at different small regions. We will refer to net in netlist as logic net and sub-net in small routing region as net. The intersection point of segment and the boundary of a small routing region is usually named as crosspoint. Both the terminals of logic net which we refer to as pins. Pins and Crosspoints in a small routing region are the components of the net.

MULTI-COMMODITY FLOW MODEL Based on MCF theory, detailed routing problem is modeled as a paths finding problem on a 3 − D routing graph which is named as G = (V,E).

MULTI-COMMODITY FLOW MODEL Detailed routing problem can be formulated as assigning K paths for all nets while optimizing objective O1 and satisfying constraints C1-C4: O1) Minimizing the total routing cost. C1) All components of each net are connected by one path. C2) There are no intersection segments between any two paths or between path and routing blockage. C3) There are no intersection points between any two paths or between path and routing blockage. C4) There are no design rule violations.

MULTI-COMMODITY FLOW MODEL

A basic MCF model which can get a minimal cost solution without net opens and shorts. Special Case 1) Each component only covers one vertex. 2) Each net only has two components.

MULTI-COMMODITY FLOW MODEL We give connectivity constraints on all vertices for each net based on flow conservation theory to satisfy constraint C1. The connectivity constraint based on flow conservation theory is formulated as equation (3).

MULTI-COMMODITY FLOW MODEL The capacity of each routing edge is at most one in detailed routing problem and the flow each net demands is also one. Even through edge capacity constraint is modeled, routing solution with short violations still exists. All edges are only used once, but there is a short violation at vertex v.

MULTI-COMMODITY FLOW MODEL To avoid this kind of violations, vertex capacity constraints as equation (5) are added to MCF model. The total cost of detailed routing problem can be calculated by the equation (6).

MULTI-COMMODITY FLOW MODEL With different edge cost assignment, we can achieve different routing goal. With the formal description of constraints and objective above, the detailed routing problem can be formulated as the ILP problem:

MULTI-COMMODITY FLOW MODEL

General Case It is common that several vertices are covered by the same component, especially if the component is a pin of net. Furthermore, in order to handle the complexity caused by irregular pins, pinaccesses are introduced in our model to guide the access point of pins.

MULTI-COMMODITY FLOW MODEL

Combining with connectivity constraints, the constraint shown in equation (7) ensures that the stream outflow from one and only one vertex in SV comA.

MULTI-COMMODITY FLOW MODEL Before proposing strategy for assumption A2, we made a survey about components count distribution of net with different scale of routing window in some academic and industry designs. The statistical results show that nets with 2 components accounts for about 75% of total nets and nets with 3 components is about 20%.

MULTI-COMMODITY FLOW MODEL Guided by this statistics, 3-component net is decomposed into 3 subnets using the steiner point in order to accommodate MCF router and assign routing priority to multi-component nets. In the routing flow, multicomponent nets are routed first by Mazerouter, then other nets are routed by MCF router using remainder routing resource.

COMPLEX DESIGN RULE MODELING Spacing Rule To describe spacing rule constraints, we define two disjunction variables

COMPLEX DESIGN RULE MODELING For two vertices v j1 ∈ V and v j2 ∈ V on the same metal plane, let (x 1, y 1, z) and (x 2, y 2, z) be the coordinate of v j1 and v j2. The distance of them is defined as:

COMPLEX DESIGN RULE MODELING Basic spacing rule specifies the minimum distance allowed between two geometries of different nets on metal layer. Given any one vertex pair (v j1, v j2 ) ∈ (V x V ) (j1 ≠ j2) on the same layer, Γ(v j1, v j2 ) can be classified as following 4 cases.

COMPLEX DESIGN RULE MODELING Case1: No violation.

COMPLEX DESIGN RULE MODELING Case2: Enclosure-to-enclosure violation. constraint (10) should be added to MCF model to prohibit this routing solution.

COMPLEX DESIGN RULE MODELING Case3: Wire-to-enclosure violation. Constraints (12) and (11) need to be introduced to MCF model

COMPLEX DESIGN RULE MODELING Case4: Wire-to-wire violation. the MCF model disallow v j1 and v j2 to be used by different net simultaneously with constraint (13).

COMPLEX DESIGN RULE MODELING Minarea Rule If not, the router will extend that polygon to meet the Minarea requirement. If there is no DRC clean solution, a quick ripup-reroute engine is invoked to fix the min area violations. Experimental results show that less than 1% routing regions need this post-routing cleanup step.

MCF MODEL OPTIMIZATION Linearize MCF Model The spacing constraints in section 4.1 introduce many logic expressions which make the basic model very complex and nonlinear. Several methods are introduced here to optimize those constraints with better attributes and the same results by equivalent transformation.

MCF MODEL OPTIMIZATION Constraint (13) is equivalent to new constraint (14).

MCF MODEL OPTIMIZATION Constraint (11) and (12) are equivalent to new constraint (15) and (16) respectively.

MCF MODEL OPTIMIZATION Constraint (10) is equivalent to new constraint (17). To describe the spacing rule requirement between two vertices, old method need K(K − 1)/2 constraints, and new method only need 1 constraint.

MCF MODEL OPTIMIZATION Restrict the routing layers that a net can use. Constraints Relaxation Multi-Thread Strategy

EXPERIMENTAL RESULT The MCF-based detailed router is implemented with C++ language on linux server with 2.4GHz Intel Xeon CPU and 24G memory. To show the effectiveness of the proposed algorithm, we compared it with Cadence router, Encounter v10.10 on 45nm technology benchmarks.

EXPERIMENTAL RESULT

CONCLUSION Based on MCF method, we present a novel concurrent detailed routing algorithm which takes complex design rules into account in this paper. Since all nets are routed simultaneously by the proposed router, net- ordering problem which directly affects the routing quality in traditional ripup-andreroute methods no longer arises. Experimental results show the effectiveness and potential of the proposed algorithm.