A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links

Slides:



Advertisements
Similar presentations
// RF Transceiver Design Condensed course for 3TU students Peter Baltus Eindhoven University of Technology Department of Electrical Engineering
Advertisements

High efficiency Power amplifier design for mm-Wave
T. Chalvatzis, University of Toronto - ESSCIRC Outline Motivation Decision Circuit Design Measurement Results Summary.
RF Circuit Design Chris Fuller /7/2012.
RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.
40Gbit/s Coherent Optical Receiver Using a Costas Loop
Built-In Self-Test for Radio Frequency System-On-Chip Bruce Kim The University of Alabama.
Min-Hyeong Kim High-Speed Circuits and Systems Laboratory E.E. Engineering at YONSEI UNIVERITY JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 22, NO.
Polar Loop Transmitter T. Sowlati, D. Rozenblit, R. Pullela, M. Damgaard, E. McCarthy, D. Koh, D. Ripley, F. Balteanu, I. Gheorghe.
77GHz Phased-Array Transceiver in Silicon
Low Power RF/Analog Amplifier Design Tong Zhang Auburn University Tong Zhang Auburn University.
Microwave Interference Effects on Device,
An Integrated Solution for Suppressing WLAN Signals in UWB Receivers LI BO.
Brief Introduction of High-Speed Circuits for Optical Communication Systems Zheng Wang Instructor: Dr. Liu.
Design of Microwave Power Amplifier with ADS Technische Universität Berlin Fachgebiet Mikrowellentechnik Daniel Gruner, Ahmed Sayed, Ahmed Al Tanany,
2.4-GHZ RF TRANSCEIVER FOR IEEE B WIRELESS LAN UF# UF#
RF Wakeup Sensor – On-Demand Wakeup for Zero Idle Listening and Zero Sleep Delay.
60-GHz PA and LNA in 90-nm RF-CMOS
High-Speed Circuits & Systems Laboratory Electronic Circuits for Optical Systems : Transimpedance Amplifier (TIA) Jin-Sung Youn
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
University of Toronto (TH2B - 01) 65-GHz Doppler Sensor with On-Chip Antenna in 0.18µm SiGe BiCMOS Terry Yao, Lamia Tchoketch-Kebir, Olga Yuryevich, Michael.
The new E-port interface circuits Filip Tavernier CERN.
PilJae Park 2/23/2007 Slide 1 Transmit/Receive (T/R) Switch Topology Comparison Series-series Topology Series-shunt Topology High impedance block  In.
Chihou Lee, Terry Yao, Alain Mangan, Kenneth Yau, Miles Copeland*, Sorin Voinigescu University of Toronto - Edward S. Rogers, Sr. Dept. of Electrical &
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
A 77-79GHz Doppler Radar Transceiver in Silicon
Pro-VIZOR: Process Tunable Virtually Zero Margin Low Power Adaptive RF for Wireless Systems Presented by: Shreyas Sen June 11, Paper 27.3, DAC 08.
CSICS 26 Oct A 49-Gb/s, 7-Tap Transversal Filter in 0.18  m SiGe BiCMOS for Backplane Equalization Altan Hazneci and Sorin Voinigescu Edward S.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Design of LNA at 2.4 GHz Using 0.25 µm Technology
1 Chapter 1 Introduction to Communications Circuits.
Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.
Study of 60GHz Wireless Network & Circuit Ahn Yong-joon.
An Ultra-Wide-Band GHz LNA in 0.18µm CMOS technology RF Communication Systems-on-chip Spring 2007.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
1.  Why Digital RF?  Digital processors are typically implemented in the latest CMOS process → Take advantages scaling. (e.g. density,performance) 
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.
ADS Design Guide.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
ECE 4710: Lecture #17 1 Transmitters  Communication Tx  generate modulated signal s(t) at the carrier frequency f c from the modulating information signal.
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio
The World Leader in High-Performance Signal Processing Solutions Design a Clock Distribution for a WCDMA Transceiver System CSNDSP 2006 Session: B.11 Systems.
CommunicationElectronics Principles & Applications Third Edition Chapter 6 Radio Transmitters ©2001 Glencoe/McGraw-Hill Louis E. Frenzel.
A 2-GHz Direct Sampling ΔΣ Tunable Receiver with 40-GHz Sampling Clock and on-chip PLL T. Chalvatzis 1, T. O. Dickson 1,2 and S. P. Voinigescu 1 1 University.
University of Toronto - Chihou Lee UltraWideBand a.k.a. UWB Chihou Lee : ECE1352 : December 2003.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
Jinna Yan Nanyang Technological University Singapore
Tod Dickson University of Toronto June 9, 2005
1 Low-Voltage BiCMOS Circuits for High-Speed Data Links up to 80 Gb/s Tod Dickson University of Toronto June 24, 2005.
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
Page 1 Wilfredo Rivas-Torres Technical Support Application Engineer October 12, 2004 Power Amplifier Design using ADS PA Workshop.
Timothy O. Dickson and Sorin P. Voinigescu Edward S. Rogers, Sr. Dept of Electrical and Computer Engineering University of Toronto CSICS November 15, 2006.
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
Outline Background Hot-Carrier-Induced Issues
Ekaterina Laskin, Sean T. Nicolson, Sorin P. Voinigescu
Outline Abstract Introduction Bluetooth receiver architecture
TE4201-Communication Electronics 1 2. Noise and Frequency Spectrum  AM communications system AM communications systemAM communications system  Noise.
A 3-V Fully Differential Distributed Limiting Driver for 40 Gb/s Optical Transmission Systems D.S. McPherson, F. Pera, M. Tazlauanu, S.P. Voinigescu Quake.
Mackenzie Cook Mohamed Khelifi Jonathon Lee Meshegna Shumye Supervisors: John W.M. Rogers, Calvin Plett 1.
M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Integrated Phased Array Systems in Silicon
Ultra-low Power Components
Communication 40 GHz Anurag Nigam.
A High-Dynamic-Range W-band
A Large Swing, 40-Gb/s SiGe BiCMOS Driver with Adjustable Pre-Emphasis for Data Transmission over 75W Coaxial Cable Ricardo A. Aroca & Sorin P. Voinigescu.
Presentation transcript:

A Zero-IF 60GHz Transceiver in 65nm CMOS with > 3.5Gb/s Links Alexander Tomkins, Ricardo A. Aroca, Takuji Yamamoto*, Sean T. Nicolson, Yoshiyasu Doi* and Sorin P. Voinigescu, University of Toronto, Toronto, Canada, *Fujitsu Laboratories, Kawasaki, Japan University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 System Description Simple architecture appropriate for rapid file-transfer -> “Kiosk” applications Fundamental frequency, zero-IF architecture Direct BPSK modulation/demodulation Baseband NRZ data recovered with no ADC Single-chip with TX and RX integration Design completed in 3-4 weeks (4 designers), with an immature design-kit Performed hand design with only DC sims and no layout parasitic extraction tool. Designed for 60GHz + 10% Alexander Tomkins – University of Toronto 2008

Circuit Design Philosophy in CMOS *A 65nm CMOS wafer costs more than a 300GHz SiGe BiCMOS wafer* CMOS does not make economic sense unless you integrate the DSP You must ensure that all topologies can scale to 45nm, 32nm ... Tradition cascode stages: Require VDD≥1.0 VDS will vary as a result of VT variation Different topologies are required in order to: Work with VDD < 0.9V VT insensitive VDD ≥ 1.0V ∆ VT ∆VDS due to ∆ VT Alexander Tomkins – University of Toronto 2008

Circuit Design Philosophy in CMOS Folded-cascode topologies with constant current biasing Only one high-speed transistor is placed between VDD and ground, maximizing the transistor VDS. All mm-wave blocks can be implemented with these topologies: AC-folded Cascode XFMR-folded Cascode But there is a price: 2x the current Alexander Tomkins – University of Toronto 2008

Low-Noise (Power) Amplifier Input is noise and impedance matched to 50Ω, with large output transistors for IIP3 and OP1dB 80mA (60mA) from 1.2V (1.0V) High gain to reduce receiver NF variation with temperature/process Alexander Tomkins – University of Toronto 2008

Direct BPSK Modulator and Mixer Data signal directly drives quad transistors of modulator [in SiGe: C. Lee et al, CSICS 2004] Equivalent to a digitally modulated PA; operates in saturation Both circuits drive off-chip directly in 50Ω (mixer has no IF amplifier) Alexander Tomkins – University of Toronto 2008

New Frequency Divider Topology Merged latching quads minimize feed-back path 220um 85um Single differential pair drives both latches: Reduces footprint, increases speed saves power and area Alexander Tomkins – University of Toronto 2008

Transceiver Implementation – Die Photo Alexander Tomkins – University of Toronto 2008

Transceiver Implementation - Technology Fujitsu 65nm CMOS 7-metal back-end, MiM capacitors Alexander Tomkins – University of Toronto 2008

Low-Noise (Power) Amplifier Measurements Peak gain of ~19dB, S11 better than -10dB up to 65GHz 25oC, 1.2V: IP1dB = -14dBm, OP1dB = +2.5dBm, PSAT = +7.5dBm Alexander Tomkins – University of Toronto 2008

Frequency Divider Measurement (from TXRX) Alexander Tomkins – University of Toronto 2008

Measured Receiver Gain and NF over Process Corners Alexander Tomkins – University of Toronto 2008

Measured Receiver Gain and NF Over Temperature and Power Supply Alexander Tomkins – University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 Measured Transmitter Output Power vs. Frequency over Temperature and VDD 61GHz Carrier, 4.0Gbps 27-1 PRBS Signal Alexander Tomkins – University of Toronto 2008

Transmit-Receive Link Experiment Alexander Tomkins – University of Toronto 2008

Transmit-Receive Test Setup External 4GHz IF Amplifier Received Eye RX Antenna (25dBi) Receiver Probe-station Received Spectrum PRBS Generator TX Antenna (25dBi) Transmitter Probe-station (not in shot) ~2m Alexander Tomkins – University of Toronto 2008

Transmit-Receive Test Results – 4Gb/s @ 50°C RX 60.8GHz Carrier 4.0Gbps 27-1 PRBS Signal Transmitter @ 50°C, receiver @ room temperature TX Alexander Tomkins – University of Toronto 2008

Transmit-Receive Test Results – 6Gb/s RX 60.8GHz Carrier 6.0Gbps 27-1 PRBS Signal Testing limited by bandwidth of IF amplifier (4GHz) TX Alexander Tomkins – University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 Summary 1.2V 60GHz zero-IF single-chip transceiver in 65nm CMOS Occupies only 1.28x0.81mm2 (1.0mm2), consumes 374mW Simple high-bandwidth, high data-rate architecture Proof-of-concept demonstration: wireless link over 2m Data-rates up to 6.0Gb/s demonstrated (IF bandwidth limited above 4GHz) First demonstration of a 60GHz wireless link at 50oC 60GHz transceiver block characterization over process corners, temperature, and power supply. Alexander Tomkins – University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 Acknowledgements This work was funded by Fujitsu Limited. Many thanks to Katya Laskin and Ioannis Sarkas for testing, measurement, and lab support. The authors would like to thank Jaro Pristupa and CMC for CAD support, CFI, OIT, and ECTI for test equipment. We would also like to thank Dr. W. Walker of Fujitsu Laboratories of America Inc. for his support. Alexander Tomkins – University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 Backup Alexander Tomkins – University of Toronto 2008

60GHz SPST Switch (Stand-alone) Tuned SPST switch for 60GHz operation High-isolation from series-shunt transistor and 250pH inductor Lower-insertion loss from 45pH shunt inductor Alexander Tomkins – University of Toronto 2008

Transmit-Receive Link Experiment Goal: Demonstrate successful data transmission “Bits in, bits out” Single-ended input data stream (PRBS sequence) fed directly on-chip Data stream reclaimed directly from the receiver IF output with no ADC One probe-station will act as a transmitter, one as receiver Transmit channel formed by: 2m wireless link with transmitter/receiver 25dBi horn antenna Total channel loss (including input/output losses): 35dB Lack of on-chip IF-amp requires an additional external amplifier (limited to 4GHz BW) Alexander Tomkins – University of Toronto 2008

Transmit-Receive Test Results 60.8GHz Carrier 2.0Gbps 27-1 PRBS Signal Transmitter @ 50°C, receiver @ room temperature Alexander Tomkins – University of Toronto 2008

Alexander Tomkins – University of Toronto 2008 Comparison Table Alexander Tomkins – University of Toronto 2008