Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Efficient Process-Hotspot Detection Using Range Pattern Matching in Routing Stage Hailong Yao 1 Subarna Sinha 2 Charles Chiang 2 Xianlong Hong 1 Yici Cai.
~1~ Infocom’04 Mar. 10th On Finding Disjoint Paths in Single and Dual Link Cost Networks Chunming Qiao* LANDER, CSE Department SUNY at Buffalo *Collaborators:
Minimum Implant Area-Aware Gate Sizing and Placement
Methodology for Standard Cell Compliance and Detailed Placement for Triple Patterning Lithography Bei Yu, Xiaoqing Xu, JhihRong Gao, David Z. Pan.
Multi-Project Reticle Floorplanning and Wafer Dicing Andrew B. Kahng 1 Ion I. Mandoiu 2 Qinke Wang 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department, University.
GREMA: Graph Reduction Based Efficient Mask Assignment for Double Patterning Technology Yue Xu, Chris Chu Iowa State University Form ICCAD2009.
TPL-aware displacement-driven detailed placement refinement with coloring constraints Tao Lin and Chris Chu Iowa State University 1.
Automated Layout and Phase Assignment for Dark Field PSM Andrew B. Kahng, Huijuan Wang, Alex Zelikovsky UCLA Computer Science Department
Background: Scan-Based Delay Fault Testing Sequentially apply initialization, launch test vector pairs that differ by 1-bit shift A vector pair induces.
Evaluation of Placement Techniques for DNA Probe Array Layout Andrew B. Kahng 1 Ion I. Mandoiu 2 Sherief Reda 1 Xu Xu 1 Alex Zelikovsky 3 (1) CSE Department,
Detailed Placement for Improved Depth of Focus and CD Control Puneet Gupta 1 Andrew B. Kahng 1,2 Chul-Hong Park 2 1 Blaze DFM,
: Grid graph :Draw two rays from each concave point Rays are divided into non-intersected ray-segments Conflict pair: two ray segments from the same point.
WaferReticle Project Yield-Driven Multi-Project Reticle Design and Wafer Dicing Andrew B. Kahng 1, Ion Mandoiu 2, Xu Xu 1, and Alex Z. Zelikovsky 3 1.
Reticle Floorplanning With Guaranteed Yield for Multi-Project Wafers Andrew B. Kahng ECE and CSE Dept. University of California San Diego Sherief Reda.
Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI Y. Kevin Cao *, Puneet Gupta +, Andrew Kahng +, Dennis Sylvester.
Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory
Enhanced Resist and Etch CD Control by Design Perturbation Abstract Etch dummy features are used to reduce CD skew between resist and etch processes and.
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
Detailed Placement for Improved Depth of Focus and CD Control
1 A Single-supply True Voltage Level Shifter Rajesh Garg Gagandeep Mallarapu Sunil P. Khatri Department of Electrical and Computer Engineering, Texas A&M.
Yield- and Cost-Driven Fracturing for Variable Shaped-Beam Mask Writing Andrew B. Kahng CSE and ECE Departments, UCSD Xu Xu CSE Department, UCSD Alex Zelikovsky.
Fast and Area-Efficient Phase Conflict Detection and Correction in Standard-Cell Layouts Charles Chiang, Synopsys Andrew B. Kahng, UC San Diego Subarna.
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
UCSD VLSI CAD Laboratory BACUS-2008 Revisiting the Layout Decomposition Problem for Double Patterning Lithography Andrew B. Kahng, Chul-Hong Park, Xu Xu,
Chung-Kuan Cheng†, Andrew B. Kahng†‡,
1 UCSD VLSI CAD Laboratory ISQED-2009 Revisiting the Linear Programming Framework for Leakage Power vs. Performance Optimization Kwangok Jeong, Andrew.
Toward Performance-Driven Reduction of the Cost of RET-Based Lithography Control Dennis Sylvester Jie Yang (Univ. of Michigan,
Design Bright-Field AAPSM Conflict Detection and Correction C. Chiang, Synopsys A. Kahng, UC San Diego S. Sinha, Synopsys X. Xu, UC San Diego A. Zelikovsky,
An Algebraic Multigrid Solver for Analytical Placement With Layout Based Clustering Hongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Bo Yao, Zhengyong Zhu.
A Cost-Driven Lithographic Correction Methodology Based on Off-the-Shelf Sizing Tools.
Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Jieyi Long and Seda Ogrenci Memik Dept. of EECS, Northwestern Univ. Automated Design.
Detailed Placement for Leakage Reduction Using Systematic Through-Pitch Variation Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments,
Defocus-Aware Leakage Estimation and Control Andrew B. Kahng †‡ Swamy Muddu ‡ Puneet Sharma ‡ CSE † and ECE ‡ Departments, UC San Diego.
Topography-Aware OPC for Better DOF margin and CD control Puneet Gupta*, Andrew B. Kahng*†‡, Chul-Hong Park†, Kambiz Samadi†, and Xu Xu‡ * Blaze-DFM Inc.
Closing the Loop in Interconnect Analyses and Optimization: CMP Fill, Lithography and Timing Puneet Gupta 1 Andrew B. Kahng 1,2,3 O.S. Nakagawa 1 Kambiz.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
UC San Diego Computer Engineering. VLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD Laboratory.. UC San Diego Computer EngineeringVLSI CAD.
Selective Gate-Length Biasing for Cost-Effective Runtime Leakage Control Puneet Gupta 1 Andrew B. Kahng 1 Puneet Sharma 1 Dennis Sylvester 2 1 ECE Department,
7/14/ Design for Manufacturability Prof. Shiyan Hu Office: EERC 731.
Statistical Critical Path Selection for Timing Validation Kai Yang, Kwang-Ting Cheng, and Li-C Wang Department of Electrical and Computer Engineering University.
UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD Laboratory UC San Diego Computer Engineering VLSI CAD.
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
Enhanced Metamodeling Techniques for High-Dimensional IC Design Estimation Problems Andrew B. Kahng, Bill Lin and Siddhartha Nath VLSI CAD LABORATORY,
Accurate Process-Hotspot Detection Using Critical Design Rule Extraction Y. Yu, Y. Chan, S. Sinha, I. H. Jiang and C. Chiang Dept. of EE, NCTU, Hsinchu,
Accuracy-Configurable Adder for Approximate Arithmetic Designs
Hongbo Zhang, Yuelin Du, Martin D.F. Wong, Yunfei Deng, Pawitter Mangat Synopsys Inc., USA Dept. of ECE, Univ. of Illinois at Urbana-Champaign GlobalFoundries.
-1- UC San Diego / VLSI CAD Laboratory Construction of Realistic Gate Sizing Benchmarks With Known Optimal Solutions Andrew B. Kahng, Seokhyeong Kang VLSI.
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
A Robust Pulse-triggered Flip-Flop and Enhanced Scan Cell Design
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.
Self-Aligned Double Patterning Decomposition for Overlay Minimization and Hot Spot Detection H. Zhang, Y. Du, M. D.F. Wong, R. Topaloglu Dept. of ECE,
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
-1- Statistical Analysis and Modeling for Error Composition in Approximate Computation Circuits Wei-Ting Jonas Chan 1, Andrew B. Kahng 1, Seokhyeong.
An Efficient Linear Time Triple Patterning Solver Haitong Tian Hongbo Zhang Zigang Xiao Martin D.F. Wong ASP-DAC’15.
Non-stitch Triple Patterning- Aware Routing Based on Conflict Graph Pre-coloring Po-Ya Hsu Yao-Wen Chang.
Yen-Ting Yu Iris Hui-Ru Jiang Yumin Zhang Charles Chiang DRC-Based Hotspot Detection Considering Edge Tolerance and Incomplete Specification ICCAD’14.
Design For Manufacturability in Nanometer Era
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
NanoCAD Lab UCLA Effective Model-Based Mask Fracturing Heuristic Abde Ali Kagalwalla and Puneet Gupta NanoCAD Lab Department of Electrical Engineering,
-1- UC San Diego / VLSI CAD Laboratory Optimal Reliability-Constrained Overdrive Frequency Selection in Multicore Systems Andrew B. Kahng and Siddhartha.
Xiaoqing Xu1, Tetsuaki Matsunawa2
Proximity Optimization for Adaptive Circuit Design Ang Lu, Hao He, and Jiang Hu.
1 Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs Zhi-Wen Lin and Yao-Wen Chang National Taiwan University.
Automated Layout and Phase Assignment for Dark Field PSM
Presentation transcript:

Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego

University of California, San Diego Outline Introduction of Hot Spot Detection Dual Graph Based Approach Experimental Results Conclusions

University of California, San Diego Why Hot Spot Detection? Hot spots = features whose CD variation > T  Form under a variety of conditions  Reduce manufacturing yield  Should be detected and solved in the early stage Commercial tools: ORC (Mentor) and LRC (Synopsys) Hot spot

University of California, San Diego Previous Methods Park et al. (SPIE 1999) proposed rule based detection with look-up tables  Number of parameters increase for complex patterns Speed merit of rule-based approach is reduced  Inaccurate Simulation-based approach has been a mainstream  Detect hot spots accurately  Hot spots can be changed according to process conditions  Model generations are significant overhead Key Question Can we detect the hotspots fast and accurately?

University of California, San Diego How We Think About Hot Spot Hotspot is a 2-dimensional function of line and space with traditional parameters of DOF and Exposure   Detect too many hot spots to classify the real hot spots Our approach: more topological / graph-oriented  Practical methodology: Filter the chip layout down to a small candidate set of hotspots, which can then be checked using the golden ORC/LRC tool

University of California, San Diego (a) (b)(c) Nominal CD Lithography Simulation Different complexity leads to different CD variation CD variation is affected by different process condition More complex pattern, higher probability of hot spot  Probability: Pattern(c) > Pattern(b) > Pattern(a) Simulation Condition: C-1: NA=0.85, σ=0.96/0.76, C-2: NA=0.75, σ=0.75/0.55, C-3: NA=0.75, σ=0.75/045 DOF=0.2um, Exposure=+10% of nominal exposure

University of California, San Diego Outline Introduction of Hot Spot Detection Dual Graph Based Approach Experimental Results Conclusions

University of California, San Diego Hot Spot Detection Problem Given: Layout L simulation conditions hot spot definition Detect: Hot spots whose CD variation >T To Minimize: Number of un-detected and falsely detected hot spots

University of California, San Diego “ Bad ” Patterns Lead to Hotspots Corner effectProximity effect In general, single effect does not lead to hot spots. Hot spots are accumulative effects. 4 proximity effects, 2 corner effects

University of California, San Diego Proposed Hot Spot Detection Flow Layout Layout Graph Construction Graph Planarization Three-Level Detection Local Pattern Density Filter Output Hot Spots

University of California, San Diego Layout Graph Construction Corner effect Proximity effect Feature  node Two features with corner/proximity effects  edge

University of California, San Diego Edge Weighting Scheme Closed-form formula based approach  Weights of corner edges: constant  Weights of proximate edges: f(w 1, w 2, l, d)= (w 1 ’w 2 ’l’) /d Here w 1 ’= w 1 when w 1 <c 0 = c 0 otherwise Lookup table based l w1w1 w2w2 d

University of California, San Diego Graph Planarization Delete one edge of any pair of crossing edges Convert the layout graph into its dual graph (face  dual node) PlanarizationDual graph

University of California, San Diego Three-Level Hot Spot Detection For each edge  If (its weight > T 0 )  report hot spot For each face (dual node)  If (the total weight > T 1 )  report hot spot Sort all dual nodes according to weights Iteratively merge two dual nodes with max merged weight For each merged face (dual node)  If (the total edge weight > T 2 )  report hot spot EdgeFaceMerged Face

University of California, San Diego Local Pattern Density Filter Hot spot Not Hot spot Hot spots depend on the local pattern density A hot spots filtering based local pattern density to reduce falsely detected hot spots

University of California, San Diego Outline Introduction of Hot Spot Detection Dual Graph Based Approach Experimental Results Conclusions

University of California, San Diego Experimental Setup Testcase: alu128 core  8.7K instances  90nm technology  Chip size is 335 um X 285 um  The netlists from OpenCores. CalibreOPC, CalibreORC from Mentor Graphics are used for model-based OPC, and optical rule check (ORC) Our algorithms are implemented in C++

University of California, San Diego An Example of Hotspot Filtering 2D function (width, space) finds too many hotspots to classify the real hotspots Real hotspot can be detected by dual graph based approach with weighted cost function  Detect hotspots which missed by rule-based approach  Result is similar to simulation-based approach (b) Hotspot (a) No Hotspot

University of California, San Diego Experimental Results Simulation Condition Number of Hot SpotsRun time(s) ORCDetectedFalse Detected ORCOur DOF=0.1 ET= DOF=0.1 ET= DOF=0.1 ET= DOF=0.2 ET= Total Runtime of our method is more than 287X faster compared to ORC Achieves 100% hot spot detection with small falsely defected hot spots overhead

University of California, San Diego Outline Introduction of Hot Spot Detection Dual Graph Based Approach Experimental Results Conclusions

University of California, San Diego Conclusion A novel fast dual graph based hot spot detection algorithm Our method can detect hot spots with small false detected overhead Runtime improvement is more than 287X compared with ORC Future works  Fast hot spot detection engine in detailed router  Cool spot detection: a pattern that is known to be ORC/LRC-clean through the OPC

University of California, San Diego