Software-defined Radio using Xilinx (SoRaX) By: Anton Rodriguez & Mike Mensinger Advised by: Dr. In Soo Ahn & Dr. Yufeng Lu.

Slides:



Advertisements
Similar presentations
By Patrick Ellis and Scott Jaris Advisors: Dr. Ahn & Dr. Lu Implementation of a Software Defined 16 QAM System Using the USRP2 Board.
Advertisements

Digital Modulation The discontinuity between analog and digital modulation is that in analog modulation, there are theoretically an infinite number of.
COMMUNICATION SYSTEM EEEB453 Chapter 3 (III) ANGLE MODULATION
Senior Capstone Project Integration of Matlab Tools for DSP Code Generation ECE Department March 2nd, 2006 Team Members: Kwadwo Boateng and Charles Badu.
Software Defined Radio Testbed Team may11-18 Members: Alex Dolan, Mohammad Khan, Ahmet Unsal Adviser: Dr. Aditya Ramamoorthy.
Network Coding Testbed Using Software-Defined Radio Abstract In current generation networks, network nodes operate by replicating and forwarding the packets.
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Software-defined Radio using Xilinx Anton S. Rodriguez, Michael C. Mensinger, Jr. Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and.
Software Defined Radio Mentor: Dr. Brian Banister Sponsor: Comtech AHA Team: Brad Eylander, Dylan Kievit, Jeff Chang, Ted Storms Acknowledgements: Dr.
1 EQ2430 Project Course in Signal Processing and Digital Communications - Spring 2011 On phase noise and it effect in OFDM communication system School.
Synchronization in Digital Communication By: Bader Al-Kandari and Josh Mason Advisors: Dr. Thomas L. Stewart, Dr. In Soo Ahn.
Overview.  UMTS (Universal Mobile Telecommunication System) the third generation mobile communication systems.
Lecture 7 AM and FM Signal Demodulation
Synchronization in Digital Communication By: Bader Al-Kandari and Josh Mason Advisors: Dr. Thomas L. Stewart, Dr. In Soo Ahn.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
Wireless data and power Brian McKinney Michael Vincent.
© 2002 Pearson Education, Inc. Commercial use, distribution, or sale prohibited. Wireless Communications Principles and Practice 2/e T.S. Rapppaport Chapter.
Phase Locked Loop Design Matt Knoll Engineering 315.
Wireless communication channel
Design of Expanded Constellations for PAPR Reduction in OFDM Systems Speaker: Dr. Ali Al-Shaikhi Assistant Professor, EE department.
MULTIPURPOSE DIGITAL CDMA FM REMOTE CONTROLLER FIRDOUS KAMAL MIZAN MIAH EE – 513 4/19/2005 COMMUNICATION ELECTRONICS.
C H A P T E R 4 AMPLITUDE MODULATIONS AND DEMODULATIONS
Software Defined Radio Brad Freyberg, JunYong Lee, SungHo Yoon, Uttara Kumar, Tingting Zou Project Description System Design The goal of our project is.
Receiver Design for Ultrawideband PPM Communication Systems Vijay Ullal Clemson University July 29, SURE Program.
BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.
EE 350 / ECE 490 ANALOG COMMUNICATION SYSTEMS 2/23/2010 R. Munden - Fairfield University 1.
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
Implementing Adaptive Modulation in a Software-Defined Cognitive Radio Brandon Bilinski Computer Engineering Senior, Clemson University.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Reconfigurable Communication System Design
Device Interface Board for Wireless LAN Testing Team May Client ECpE Department Faculty Advisor Dr. Weber Team Members Matthew Dahms – EE Justine.
Carrier and Symbol Synchronization Hardware Software Co-design Final Project R 楊進發 R 楊雅嵐 R 陳宴毅.
Generation of FM Two methods of FM generation: A. Direct method:
Wireless Communications
Software Defined Radio
Network Coding Testbed Jeremy Bergan, Ben Green, Alex Lee.
Emergency Mine Radio Daniel Weller, Adam Jozwick, David West.
EE345S Real-Time Digital Signal Processing Lab Fall 2006 Lecture 16 Quadrature Amplitude Modulation (QAM) Receiver Prof. Brian L. Evans Dept. of Electrical.
Dr. Carl R. Nassar, Dr. Zhiqiang Wu, and David A. Wiegandt RAWCom Laboratory Department of ECE.
Wireless Networks Instructor: Fatima Naseem Lecture # 03 Computer Engineering Department, University of Engineering and Technology, Taxila.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
Ultra-Wideband Research and Implementation By Jarrod Cook and Nathan Gove Advisors: Dr. Brian Huggins Dr. In Soo Ahn Dr. Prasad Shastry.
Developing a SDR Testbed Alex Dolan Mohammad Khan Ahmet Unsal Project Advisor Dr. Aditya Ramamoorthy.
Crystals Oscillators Real-Time-Clocks Filters Precision Timing Magnetics Engineered Solutions Crystals Oscillators Real-Time-Clocks Filters.
Complementary Code Keying with PIC based microcontrollers for The Wireless Radio Communications.
Jessica Arbona & Christopher Brady Dr. In Soo Ahn & Dr. Yufeng Lu, Advisors.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
GMSK - Gaussian Minimum Shift Keying
Doc.: IEEE /383 Submission November1998November 1998 Jamshid Khun-Jush, ETSI-BRANSlide 1 BRAN#11 PHY Decisions & Issues to Resolved with
Communications Hardware for a UAV Sensor Network ECE 791- Oral Project Proposal ECE Faculty Advisor: Nicholas Kirsch Ph.D. October 28, 2011 Presented By:
Active Noise Cancellation System
Final Presentation Final Presentation OFDM implementation and performance test Performed by: Tomer Ben Oz Ariel Shleifer Guided by: Mony Orbach Duration:
Modulation - QPSK l Quadrature Phase Shift Keying is effectively two independent BPSK systems (I and Q), and therefore exhibits the same performance but.
Wireless communication Emmanuel Gyebison. Transmission Signals must be converted into digital values, using a circuit called ADC (Analog to Digital Converter),
OFDM Based WLAN System Song Ziqi Zhang Zhuo.
Background 2 Outline 3 Scopus publications 4 Goal and a signal model 5Harmonic signal parameters estimation.
NTU Confidential Progress Report of a --- OFDM mode Advisor : Tzi-Dar Chiueh Student : Sang-Jung Yang Date : October 6 th, 2003.
EE 597G/CSE 578A Project Proposal Presentation Phase-Locked Loop Han-Wei Chen & Ming-Wei Liu The Pennsylvania State University.
RF TRANSMITTER MODULE Radio frequency (RF) transmitters are widely used in radio frequency communications systems. With the increasing availability of.
8.15 Noncoherent orthogonal Modulation(1) Noncoherent orthogonal modulation –If two signal is orthogonal and have the same energy during interval T, carrier.
Group Members: Surujlal Dasrath & Adam Truelove Advisors Dr. In Soo Ahn – Theory + Software Dr. Thomas Stewart – Theory + Software Dr. Anakwa – Hardware.
1.) Acquisition Phase Task:
Demodulation/ Detection Chapter 4
Course Agenda DSP Design Flow.
Advisor : Tzi-Dar Chiueh Student : Jui-Ping Lien
Phase-Locked Loop Design
QPSK System Design and Simulation: Laboratory Manual
Wireless Mesh Networks
Presented by Mohsen Shakiba
Presentation transcript:

Software-defined Radio using Xilinx (SoRaX) By: Anton Rodriguez & Mike Mensinger Advised by: Dr. In Soo Ahn & Dr. Yufeng Lu

Outline  Brief project overview/introduction  Project Goals  Prior work and supplements  Background  Dissection of Flowchart  Requirements  Equipment  Schedule

Project Overview  A Software-defined Radio (SDR) offers a flexible solution for many of today’s communication needs.  The objective of this project is to design a communication radio system on the FPGA board.  The main focus will lie on the carrier synchronization and phase ambiguity correction from the received data.  We will start by designing a Simulink model of the entire system and then implement it on the SignalWave Virtex II FPGA board.

Project Goals  Gain an in-depth understanding about the FPGA implementation of carrier synchronization.  Construct a working Simulink model.  Implement the Simulink model on the FPGA board.  Regenerate the carrier and symbol timing to decode the transmitted digital data.  Achieve fast acquisition of carrier synchronization and symbol timing through efficient Xilinx programming.  Create a test signal of known hard-coded values (preamble) to estimate the channel state.  If time permits, implement different modulation schemes (i.e. 16-QAM).

Previous Work / Supplements  Xilinx 11.1 Example – sysgen Costas Loop Referenced Phase-Locked Loop (PLL) FilterReferenced Phase-Locked Loop (PLL) Filter  FPGA Implementation of Carrier Synchronization for QAM Receivers By Chris Dick (Xilinx, Inc.)By Chris Dick (Xilinx, Inc.)  Previous Senior Project on QPSK receiver With phase-locked loopWith phase-locked loop Incomplete…Incomplete…

Background  E E 332 QPSK Project  Wireless communication introduces distortions due to multi-paths  Need to regenerate the in-phase carrier signal

High Level Flowchart Phase-Locked Loop

Corrected Signal + -

Loop Filter

Requirements  The model shall operate with a system clock of 50 MHz.  There shall be an explicit sampling period of 1/8 throughout the Simulink model.  The sampling frequency for the model should be 12.5 MHz.  We shall use the DDS compiler 2.0 to simulate our Voltage Controlled Oscillator (VCO) for the Phase-Locked Loop.  The frequency offset provided should be no larger than 1 kHz.  We shall follow the FCC Regulations for Radio Frequency Devices Stay outside of the restricted bands of operationStay outside of the restricted bands of operation

Equipment  SignalWave Virtex II FPGA  Xilinx - ISE 9.2 Compiler  Virtex 4 FPGA

Progress  To this point, we have dissected all of the models we were given.  Researched phase-locked loops and their components.  Isolated components have been tested to be functional: Phase detectorPhase detector Loop filterLoop filter DDS compilerDDS compiler  Dr. Lu’s revision

Schedule WeeksTasks (Winter Break) Compile a functional Simulink model Design Loop Filter Load model onto the Virtex Develop training sequence Develop an algorithm to correct phase ambiguity of QPSK symbols Implement 16 – QAM modulation scheme 13 – 15 Prepare Final Report and Oral Presentation

Questions?