Uli Schäfer. Electronic Design Software: Status / Requirements A) Europractice subscription: 200/500/900 €/y for Xilinx donation/full/IC + Maintenance:

Slides:

Advertisements

Similar presentations

Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.

Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.

Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.

Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.

ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -

GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.

Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.

Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.

JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.

Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.

Hardware status GOLD Update 02 Feb Uli Schäfer 1.

Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.

Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.

Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.

Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.

Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.

Uli Schäfer 1 (Not just) Backplane transmission options.

Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.

Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.

Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.

Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.

Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.

LAr ROD Status Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Laurent, Eric, Jean-Pierre, Gilbert,... ATLAS Geneva DPNC January 12 th, 2005.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)

Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.

Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.

Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

Uli Schäfer 1 (Not just) Backplane transmission options.

Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.

ACORDE FOR TPC TEST Status report. Top Modules Bottom Modules.

Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.

Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.

Clock module (and other hardware) - questions rather than answers - post Palaiseau / pre DESY nach dem meeting ist vor dem meeting Uli Schäfer 1.

FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=

Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.

14/November/2002 CF NSS2002 in Norfolk, Virginia, USA 1 The First Integration Test of the ATLAS End-cap Muon Level 1 Trigger System Introduction Overview.

Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.

L1Topo Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, S.Krause, S.Moritz, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.

Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.

Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.

Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.

L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.

Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.

ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.

Status of NA62 straw electronics Webs Covers Services Readout.

The ATLAS Global Trigger Processor U. Schäfer Phase-2 Upgrade Uli Schäfer 1.

Low Voltage Workshop, CMS Electronics Week CERN, 8 June 2010 W. Lustermann, ETH Zurich EB + EE LV systemOPFC MonitoringEB HV systemEE HV system.

Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.

Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,

CF 16/Feb/20031 H8 Beam Test in 2003 ─ Preparation status TGC-Japan electronics group.

DOE/NSF Review of U.S. ATLAS May 21-23, 2003 CSC Mechanics and Electronics Paul O’Connor Tom Muller BNL May 22, 2003.

CM19 Vassil Verguilov DAQ Status  Progress  DAQ  Next steps  Summary.

Converter Regulation Board Status WP PO 09/12/ CRB_PC_Advanced_Control.ppt Ph. Fraboulet – Converter Regulation Board 1.

L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.

1 Back-Of-Crate : BOC Status Oct, 2002 BOC is the optical fibre interface for the ROD Receives module control data from ROD, performs clock-data encoding,

July 10, 2001 Status Report of the ROD Testing at BNL Kin Yip Activity update of the ROD system at BNL: DAQ-1 with trigger controller Data corruption testing.

TDAQ and L1Calo and Chamonix (Personal Impressions) 3 Mar2010 Norman Gee.

ATLAS TRT Duke University CERN, Feb Fuse Box Status Duke University.

LKr status R. Fantechi.

Large Area Endplate Prototype for the LC TPC

Generic Opto Link Demonstrator

Presentation transcript:

Uli Schäfer

Electronic Design Software: Status / Requirements A) Europractice subscription: 200/500/900 €/y for Xilinx donation/full/IC + Maintenance: Xilinx : 430, Mentor: 500, Cadence: 1465 (1150 PCB only) Next instalment: Aug B) Cadence (Flowcad): /y C) Eagle ? ~100s-1000s/2y ? Due ! Requirements: Cadence : volume production (2005), archive Gerber files ! Xilinx : throughout ATLAS life-time Mentor : ? Mentor currently not used on trigger project, except simulation Purity boards (SpartanXL) suffering from lack of S/W support:  Use Mentor Leonardo ? Mentor is a candidate for future PCB designs

Uli Schäfer JEM Status JEM0 : Ready for RAL test Feb.9-13 (1G-link broken on JEM0.2?) Opto translators for ROD links work. JEM single-ended out  opto transmitter  10m fibre  opto receiver  single ended out to 9U-ROD. Currently single channel, flying leads. Receiver PCBs arrived from PCB-pool. Transmitter PCBs got lost. S/M regulators (NatSemi) not yet arrived.  Put current opto modules on 6U carrier, use standard regulators. JEM1 : cannot use DDR interface due to location constraints D0/1 D0 D1 D0/1 D0 D1 CK*2