CIS429.S00: Lec6- 1 Addressing Modes There are a variety of ways a machine instruction can specify an address in memory. Effective address - the actual.

Slides:



Advertisements
Similar presentations
CSULB -- CECS 440–Examples of Addressing Modes © R.W. Allison 1.
Advertisements

Instruction Set Design
1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.
ELEN 468 Advanced Logic Design
ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson slides3.ppt Modification date: March 16, Addressing Modes The methods used in machine instructions.
CIS429.S00: Lec3 - 1 CPU Time Analysis Terminology IC = instruction count = number of instructions in the program CPI = cycles per instruction (varies.
361 div.1 Computer Architecture ECE 361 Lecture 7: ALU Design : Division.
MIPS Architecture CPSC 321 Computer Architecture Andreas Klappenecker.
Computer Architecture Lecture 5 Design Decisions for a 64-bit RISC Architecture Source of almost all Slide: Text Book.
CIS429/529 ISA - 1 Instruction Set Architectures Classification Addressing Modes Types of Instructions Encoding Instructions MIPS64 Instruction Set.
Recap.
CIS429.S00: Lec7- 1 Instruction Set Architectures (cont) History Addressing Modes --> Types of Instructions --> Encoding Instructions --> DLX Instruction.
CS 300 – Lecture 6 Intro to Computer Architecture / Assembly Language Instructions.
Lecture Objectives: 1)Define the terms least significant bit and most significant bit. 2)Explain how unsigned integer numbers are represented in memory.
Computer Engineering AddSub page 1 Basic Building Blocks Multiplexer + Demultiplexer Adder.
1. 2 Instructions: Words of the language understood by CPU Instruction set: CPU’s vocabulary Instruction Set Architecture (ISA): CPU’s vocabulary together.
CSCI 136 Lab 1: 135 Review.
Chapter 5 A Closer Look at Instruction Set Architectures.
Instruction Set Architecture The portion of the machine visible to the programmer Issues: Internal storage model Addressing modes Operations Operands Encoding.
Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,
Operand Addressing And Instruction Representation Cs355-Chapter 6.
©These slides may be freely used, distributed, and incorporated into other works. 1 Addressing Modes For speed… we want fixed-size instructions, and they.
CBP 2002ITY 270 Computer Architecture1 Digital Logic This Time … Control Path, Arithmetic Ops 12 a U1 34 b Last Time …
Machine Instructions Instruction Formats. Machine Instructions u Internal Signals in computer have high and low voltages which represent values 0 and.
The Instruction Set Architecture. Hardware – Software boundary Java Program C Program Ada Program Compiler Instruction Set Architecture Microcode Hardware.
Chapter 2 — Instructions: Language of the Computer — 1 Memory Operands Main memory used for composite data – Arrays, structures, dynamic data To apply.
Lecture 16: 10/29/2002CS170 Fall CS170 Computer Organization and Architecture I Ayman Abdel-Hamid Department of Computer Science Old Dominion University.
Lecture 6: Instruction Set Architecture Computer Engineering 585 Fall 2001.
Add & Subtract. Addition Add bit by bit from right to left Ex 5+6 or (5)0111 (7) (6)OR (3) 1011 (11)1010 (10)
INSTRUCTION SET PRINCIPLES. Computer Architecture’s Changing Definition  1950s to 1960s: Computer Architecture Course = Computer Arithmetic  1970s to.
Addressing Modes in Microprocessors
Immediate Addressing Mode
A Closer Look at Instruction Set Architectures
CSCI206 - Computer Organization & Programming
Morgan Kaufmann Publishers
COMP541 Datapaths I Montek Singh Mar 28, 2012.
ELEN 468 Advanced Logic Design
Systems Architecture I
8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.
Digital Logic Last Time … This Time … Control Path, Arithmetic Ops a
Instruction Format MIPS Instruction Set.
Multi-Cycle CPU.
Instruction Execution in Simple Computer
Computer Science 210 Computer Organization
CS/COE0447 Computer Organization & Assembly Language
Appendix A Classifying Instruction Set Architecture
CSCI206 - Computer Organization & Programming
CS/COE0447 Computer Organization & Assembly Language
Datapath & Control MIPS
The University of Adelaide, School of Computer Science
ADDRESSING MODES AND INSTRUCTION SET
CSCI206 - Computer Organization & Programming
Systems Architecture I
Guest Lecturer TA: Shreyas Chand
CDA4150 Lecture 4 1/17/2019.
MIPS Assembly.
LC-2: The Little Computer 2
Basic Building Blocks Multiplexer Demultiplexer Adder +
COMP541 Datapaths I Montek Singh Mar 18, 2010.
Instruction Format MIPS Instruction Set.
Instruction Set Principles
Basic Building Blocks Multiplexer Demultiplexer Adder +
MIPS Assembly.
Execution time Execution Time (processor-related) = IC x CPI x T
Systems Architecture I
CS501 Advanced Computer Architecture
COMS 361 Computer Organization
7/6/
9/13/
CS/COE0447 Computer Organization & Assembly Language
Presentation transcript:

CIS429.S00: Lec6- 1 Addressing Modes There are a variety of ways a machine instruction can specify an address in memory. Effective address - the actual address used to access memory. May not be the address that appears in the instruction but is computed from the instruction address Impacts of having a variety of addr. modes: –can significantly reduce number of instructions needed –can increase average CPI –more complexity for hardware design and implementation

CIS429.S00: Lec6- 2 Usage of memory addressing modes

CIS429.S00: Lec6- 3 Displacement addressing Add R4, 100(R1) Add R4 R1 100 ??? bits for this field of the instruction Useful for accessing nearby data How large should the displacement field be? n bits ==> 0 to 2^n if all positive ==> 0 to 2^(n-1) if both positive and negative because one bit is used for the sign

CIS429.S00: Lec6- 4 Displacements used in benchmarks x axis gives number of bits 16 bits captures 95% of all displacements

CIS429.S00: Lec6- 5 Immediate addressing ADDI R1,R2, #2 ADDI R1 R2 2 ??? bits for the immediate field Useful for many instructions that need a small constant How large should the immediate field be? n bits ==> 0 to 2^n if all positive ==> 0 to 2^(n-1) if both positive and negative because one bit is used for the sign

CIS429.S00: Lec6- 6 Immediate data usage in benchmarks Heavy use of immediate data: e.g. for ALU, 50%-75% use immediate data

CIS429.S00: Lec6- 7 Immediate data usage in benchmarks bits will capture 60%-80% of the imm. values