ECE 667 - Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits VLSI.

Slides:

Advertisements

Similar presentations

ECE555 Lecture 3 Nam Sung Kim University of Wisconsin – Madison

Advertisements

Field Programmable Gate Array

3. ASIC and SOC Design Methods: Structured VLSI Design

Lecture 15 Finite State Machine Implementation

Digital Design: Combinational Logic Blocks

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 5 Programmable.

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

©2004 Brooks/Cole FIGURES FOR CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES Click the mouse to move to the next page. Use the ESC key.

EECE579: Digital Design Flows

ECE Synthesis & Verification 1 ECE 667 Spring 2011 ECE 667 Spring 2011 Synthesis and Verification of Digital Circuits Introduction to Logic Synthesis.

ECE Synthesis & Verification - Lecture 8 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits Introduction.

ECE Synthesis & Verification - Implementation 1 ECE 667 Spring 2007 ECE 667 Spring 2007 Synthesis and Verification of Digital Circuits Design Implementation.

Lecture 26: Reconfigurable Computing May 11, 2004 ECE 669 Parallel Computer Architecture Reconfigurable Computing.

© Digital Integrated Circuits 2nd Design Methodologies Digital Integrated Circuits A Design Perspective Design Methodologies Jan M. Rabaey Anantha Chandrakasan.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Design Methodologies.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Design Methodology.

Digital Integrated Circuits A Design Perspective

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 33: Array Subsystems (PLAs/FPGAs) Prof. Sherief Reda Division of Engineering,

Multiplexers, Decoders, and Programmable Logic Devices

February 4, 2002 John Wawrzynek

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Manufactured IC Technologies.

Implementing Digital Circuits Lecture L3.1. Implementing Digital Circuits Transistors and Integrated Circuits Transistor-Transistor Logic (TTL) Programmable.

ECE C03 Lecture 51 Lecture 5 Combinational Logic Implementation Using Multiplexers, ROMS, FPGAs Prith Banerjee ECE C03 Advanced Digital Logic Design Spring.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n Circuit design for FPGAs: –Logic elements. –Interconnect.

Designing with FPGAs ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.

Digital Integrated Circuits A Design Perspective Design Methodologies Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Unit 9 Multiplexers, Decoders, and Programmable Logic Devices

© Digital Integrated Circuits 2nd Design Methodologies Sequential Logic 2 storage mechanisms positive feedback charge-based.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

CSET 4650 Field Programmable Logic Devices

© Digital Integrated Circuits 2nd Design Methodologies Digital Integrated Circuits A Design Perspective Design Methodologies Jan M. Rabaey Anantha Chandrakasan.

Chapter 8 Design Methodologies Rev /11/03.

1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.

© Digital Integrated Circuits 2nd Design Methodologies Digital Integrated Circuits A Design Perspective Design Methodologies Jan M. Rabaey Anantha Chandrakasan.

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

CS/EE 3700 : Fundamentals of Digital System Design

Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.

Field Programmable Gate Arrays (FPGAs) An Enabling Technology.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Ｅｘｅｒｃｉｓｅ TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

Henry Selvaraj 1 Henry Selvaraj; Henry Selvaraj; Henry Selvaraj; Logic Synthesis EEG 707 Dr Henry Selvaraj Department of Electrical and Computer Engineering.

CEC 220 Digital Circuit Design Programmable Logic Devices

Logic and Computer Design Fundamentals, Fifth Edition Mano | Kime | Martin Copyright ©2016, 2008, 2004 by Pearson Education, Inc. All rights reserved.

Progettazione di circuiti e sistemi VLSI Anno Accademico Lezione 16 Riepilogo 2.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

Robust Low Power VLSI R obust L ow P ower VLSI Using Module Compiler to build FPGA Structures Seyi Ayorinde ECE 6505.

LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block LB Logic Block S/V block I/O Cell.

© Digital Integrated Circuits 2nd Design Methodologies Sequential Logic 2 storage mechanisms positive feedback charge-based.

Introduction to ASICs ASIC - Application Specific Integrated Circuit

ETE Digital Electronics

Sequential Programmable Devices

ELEN 468 Advanced Logic Design

We will be studying the architecture of XC3000.

Digital Integrated Circuits A Design Perspective

EE141 Design Styles and Methodologies

Digital Integrated Circuits A Design Perspective

Topics Circuit design for FPGAs: Logic elements. Interconnect.

FIGURE 5-1 MOS Transistor, Symbols, and Switch Models

Presentation transcript:

ECE Synthesis & Verification - Lecture 0 1 ECE 697B (667) Spring 2006 ECE 697B (667) Spring 2006 Synthesis and Verification of Digital Circuits VLSI Design Styles

ECE Synthesis & Verification - Lecture 0 2 Implementation Choices Custom Standard Cells Compiled Cells Macro Cells Cell-based Pre-diffused (Gate Arrays) Pre-wired (FPGA's) Array-based Semicustom Digital Circuit Implementation Approaches

ECE Synthesis & Verification - Lecture 0 3 Cell-based Design (or standard cells) Routing channel requirements are reduced by presence of more interconnect layers

ECE Synthesis & Verification - Lecture 0 4 Standard Cell Layout Methodology – 1980s signals Routing channel V DD GND

module example(clk, a, b, c, d, f, g, h) input clk, a, b, c, d, e, f; output g, h; reg g, h; clk) begin g = a | b; if (d) begin if (c) h = a&~h; else h = b; if (f) g = c; else a^b; end else if (c) h = 1; else h ^b; end endmodule Specification d a b e f c 0 h g clk Logic Extraction Synthesis Flow a multi-stage process Technology-Independent Optimization f g0 h1 a c e g1 h3 h5 H G b d Technology-Dependent Mapping f d b e a c clk h H G g

ECE Synthesis & Verification - Lecture 0 7 Intel Pentium (IV) microprocessor

ECE Synthesis & Verification - Lecture 0 8 Pre-diffused (Gate Arrays) Pre-wired (FPGA's) Array-based Array based design

ECE Synthesis & Verification - Lecture 0 9 Gate Array — Sea-of-gates Uncommited Cell Committed Cell (4-input NOR)

ECE Synthesis & Verification - Lecture 0 10 Sea-of-gate Primitive Cells Using oxide-isolationUsing gate-isolation

ECE Synthesis & Verification - Lecture 0 11 Sea-of-gates Random Logic Memory Subsystem LSI Logic LEA300K (0.6  m CMOS) Courtesy LSI Logic

ECE Synthesis & Verification - Lecture input mux as programmable logic block F A0 B S 1 Configuration ABSF= X1X 0Y1Y 0YXXY X0Y Y0X Y1XX 1 Y 10X 10Y 1111 X Y

ECE Synthesis & Verification - Lecture 0 13 Logic Cell of Actel Fuse-Based FPGA

ECE Synthesis & Verification - Lecture 0 14 Look-up Table Based Logic Cell

ECE Synthesis & Verification - Lecture 0 15 LUT-Based Logic Cell Courtesy Xilinx D 4 C 1....C 4 x xxxxx D 3 D 2 D 1 F 4 F 3 F 2 F 1 Logic function of xxx Logic function of xxx Logic function of xxx xx 4 x xx xxxx H P Bits control Bits control Multiplexer Controlled by Configuration Program x x x x xx x xxxx x xx xxxx xx x x Xilinx 4000 Series Figure must be updated

ECE Synthesis & Verification - Lecture 0 16 Array-Based Programmable Wiring Input/output pinProgrammed interconnection Interconnect Point Horizontal tracks Vertical tracks Cell

ECE Synthesis & Verification - Lecture 0 17 Mesh-based Interconnect Network Switch Box Connect Box Interconnect Point Courtesy Dehon and Wawrzyniek

ECE Synthesis & Verification - Lecture 0 18 Transistor Implementation of Mesh Courtesy Dehon and Wawrzyniek

ECE Synthesis & Verification - Lecture 0 19 Altera MAX From Smith97

ECE Synthesis & Verification - Lecture 0 20 Altera MAX Interconnect Architecture row channelcolumn channel LAB Courtesy Altera Array-based (MAX ) Mesh-based (MAX 9000)