Analytical and compact models of the ONO capacitance in embedded non-volatile flash devices Davide Garetto* †, Erwan Dornel*, Denis Rideau §, William F.

Slides:



Advertisements
Similar presentations
Floating Gate Devices Kyle Craig.
Advertisements

COEN 180 Flash Memory.
Circuit Modeling of Non-volatile Memory Devices
Treinamento: Testes Paramétricos em Semicondutores Setembro 2012
Design Rule Generation for Interconnect Matching Andrew B. Kahng and Rasit Onur Topaloglu {abk | rtopalog University of California, San Diego.
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
Metal Oxide Semiconductor Field Effect Transistors
MURI Device-level Radiation Effects Modeling Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton School of Engineering.
Copyright © 2014 John Wiley & Sons, Inc. All rights reserved.
Capacitance. Capacitor A capacitor is a device that stores electric charge.
COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG COMPACT MODEL FOR LONG-CHANNEL SYMMETRIC DOPED DG Antonio Cerdeira 1, Oana Moldovan 2, Benjamín Iñiguez.
21/03/2003 ULIS Udine (Italy) - C. Gallon 1 Analysis of Mechanical Stress Effects in Short Channel MOSFETs C. Gallon 1, G. Reimbold 1, G. Ghibaudo.
Adapted from Digital Integrated Circuits, 2nd Ed. 1 IC Layout.
Lecture 11: MOS Transistor
April 16th, Photomask Japan 2008 Electrical Metrics for Lithographic Line-End Tapering Puneet Gupta 3,
Cmpe222_04des_rules_ppt.ppt1 VLSI Digital Systems Design Process Enhancements and Design Rules.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
EE 241 Class Project Substrate Noise Current Injected by Digital IP Cores Stefano Zanella Mentor: Luca Carloni.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
1 LW 6 Week 6 February 26, 2015 UCONN ECE 4211 F. Jain Review of BJT parameters and Circuit Model HBT BJT Design February 26, 2015 LW5-2 PowerPoint two.
Extension for High-Voltage Lateral DMOS Transistors
ECE 342 Electronic Circuits 2. MOS Transistors
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Self-heating investigation of bulk and SOI transistors
Phase change memory technology Rob Wolters September 2008.
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
S. FREGONESE 19 juin 2004 HICUM WORKSHOP /25 Scalable bipolar transistor modelling with HICUM L0 S. Frégonèse, D. Berger *, T. Zimmer, C. Maneux,
STMicroelectronics Computing transit time components from a regional analysis: A practical implementation 6 th European HICUM Workshop June 12,13, 2006.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
CMOS Analog Design Using All-Region MOSFET Modeling 1 CMOS Analog Design Using All-region MOSFET Modeling Chapter 3 CMOS technology, components, and layout.
Limitations of Digital Computation William Trapanese Richard Wong.
Capacitance Chapter 25 Copyright © 2014 John Wiley & Sons, Inc. All rights reserved.
Laboratoire Matériaux et Microélectronique de Provence UMR CNRS Marseille/Toulon (France) - M. Bescond, J-L. Autran, M. Lannoo 4 th.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
One-dimensional modeling of TE devices using SPICE International Summerschool on Advanced Materials and Thermoelectricity 1 One-dimensional modeling of.
Washington State University
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
The threshold voltage for long channel transistors V T0 is defined as: Eindhoven MOS-AK Meeting April 4, 2008 Eindhoven MOS-AK Meeting April 4, 2008 Accurate.
Capacitance Chapter 25 Copyright © 2014 John Wiley & Sons, Inc. All rights reserved.
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Bipolar transistors.
Modeling of the device SEYED AHMAD SHAHAHMADI Principal supervisor: Prof. Dr. Nowshad Amin.
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
P. Fernández-Martínez – Optimized LGAD PeripheryRESMDD14, Firenze 8-10 October Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
1 Models for Hand Analysis NMOS Transistor PMOS Transistor V DSN  V GSN -V TN V DSN  V GSN -V TN V DSP  V GSP -V TP V DSP  V GSP -V TP K N =(W/L)K’
Chapter 25 Capacitance In this chapter we will cover the following topics: -Capacitance C of a system of two isolated conductors.
Chapter 25 Capacitance In this chapter we will cover the following topics: -Capacitance C of a system of two isolated conductors.
Graphene Transistors for Microwave Applications and Beyond Mahesh Soni1, Satinder Kumar Sharma1, Ajay Soni2 1School.
Floating-Gate Devices / Circuits
Alireza Shafaei, Shuang Chen, Yanzhi Wang, and Massoud Pedram
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Capacitance (Chapter 26)
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Physics of Semiconductor Devices (2)
Long Channel MOS Transistors
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Long Channel MOS Transistors
CNTFET, FinFET and MESFET Md. Rakibul Karim Akanda University of California Riverside, California, USA.
Channel Length Modulation
Technology scaling Currently, technology scaling has a threefold objective: Reduce the gate delay by 30% (43% increase in frequency) Double the transistor.
Chapter 25 Capacitance-II
Runyan Miao, Fang Lu, Dawei,Gong
Lab: AC Circuits Integrated Science II.
Hangzhou Dianzi University
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Analytical and compact models of the ONO capacitance in embedded non-volatile flash devices Davide Garetto* †, Erwan Dornel*, Denis Rideau §, William F. Clark*, Alexandre Schmid †, Saadia Hniki ‡§, Clement Tavernier §, Hervé Jaouen § and Yusuf Leblebici † * IBM France, 850 rue Jean Monnet, Crolles, France † Microelectronic Systems Laboratory (LSM) - EPFL, Lausanne, Switzerland § STMicroelectronics, 850 rue Jean Monnet, Crolles, France ‡ LAAS / CNRS, Université de Toulouse, 7 Avenue du C. Roche, Toulouse, France PRINCIPLES éé THE STRUCTURE MODEL DESCRIPTION The FG potential V FG in a non–volatile flash memory (NVM) device is the main parameter controlling the behavior of the cell; its calculation is required for compact modeling purposes Common modeling technique for V FG based on the calculation of the coupling coefficients between all the terminals C CF A model for the capacitance C CF between the control gate (CG) and the FG, separated by an oxide-nitride-oxide (ONO) dielectric layer, is required Most compact models used in industry consider fringing or corner capacitances as fitting parameters  not appropriate when technology scalability must be taken into account C CF Develop a physical–level model for C CF supporting accurate modeling of cell layout scalability as well as process variations Integrate the model into an advanced compact model for flash devices 2D cross sections 3D TCAD process simulations using 65 nm node process flow D S CG FG L W fg W/2 L = channel length of the cell W = channel width of the cell W fg = floating gate wing: extension of the FG over the Shallow Trench isolation (STI) region D ONO layer sandwiched between control gate (CG) and floating gate (FG) polysilicon layers 1. Structure analysis and identification of the ONO capacitance components 2. Model definition Apply the structure decomposition approach to the 3 cross-sections Working principles of a floating gate memory cell: 1)Information = charge on a floating gate (FG) node 2)Read : quantify the charge on FG measuring V TH 3)Program: inject electrons in FG using channel hot electron injection (CHE) 4)Erase: discharge electrons on the substrate by Fowler-Nordheim tunneling PROBLEMATICS / OBJECTIVES 3. Model validation Scaling the ONO capacitance C CF and its different components with respect to the width W and the length L of the device. Scaling C CF with respect to the active area of the cell (W * L) Excellent matching with the model has been found (average error < 3%) Model is also scalable with respect to the FG wing W fg For each capacitance component, integrate the Gauss law on the electrical field lines Fringing capacitances Analytical model : field lines approximated as semi-ellipses Compact model : field lines approximated as straight lines with curvature correction CONCLUSIONS Parallel plate capacitances Corner capacitance Fitting parameter representing the curvature of the field lines in the compact model (c) Cross-section BB’ C crn is the capacitance in the edge corner separating C pt from C pl Assumption on the electrical field lines Total ONO capacitance D D = maximum extension of the field lines of C fl in the spacer region L D = maximum extension of the field lines of C ft in the spacer region C pl = lateral parallel plate capacitance between FG and CG in the STI region C fl = fringing capacitances of C pl C pt = top parallel plate capacitance between FG and CG C ft = fringing capacitances of C pt physicalscalableWe have developed a fully physical and scalable model to accurately estimate the FG–CG coupling ONO capacitance in embedded high density memory devices 3D TCAD AC simulationsWe have validated our compact model with 3D TCAD AC simulations studying the dependence of C CF on critical layout dimensions coupling factor α CWe extracted the FG–CG coupling factor α C from DC TCAD simulations and demonstrated the importance of modeling 3D effects compact model for eNVM devicesThe proposed ONO capacitance model has been included into an accurate PSP–based compact model for eNVM devices, comparing the DC characteristics of the flash device with the ones of a “dummy” device, where FG and CG are short–circuited y x z Doping concentration [cm -3 ] COUPLING EXTRACTION FG – CG coupling coefficient α C extracted from DC TCAD simulations on the 3D structure vs. W, L and W fg 3D effects (parasitic hump effects and W dependence) strongly influencing coupling and cell performance 2009