1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.

Slides:



Advertisements
Similar presentations
CDA 3100 Recitation Week 10.
Advertisements

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Digital Circuits.
7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.
Documentation Standards
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
7 Segment to BCD Converter
Design Of Combinational Logic Circuits
Chapter 3 Combinational Logic Design
1 Forging new generations of engineers. 2 DESIGN EXAMPLE “Date of Birth Problem”
Combinational Logic Design
Boolean Algebra and Logic Simplification
ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.
Digital Design Lecture 10 Sequential Design. State Reduction Equivalent Circuits –Identical input sequence –Identical output sequence Equivalent States.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
ABCDNumber = Off 1 = On Binary Coded Decimal (BCD)
طراحی مدارهای منطقی نیمسال دوم دانشگاه آزاد اسلامی واحد پرند.
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)
Erik Jonsson School of Engineering and Computer Science FEARLESS Engineeringwww.utdallas.edu/~pervin EE/CE 2310 – HON/002 Introduction to Digital Systems.
ACOE1611 Combinational Logic Circuits Reference: M. Mano, C. Kime, “Logic and Computer Design Fundamentals”, Chapter 2.
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
Figure 4–1 Application of commutative law of addition. Thomas L. Floyd Digital Fundamentals, 9e Copyright ©2006 by Pearson Education, Inc. Upper Saddle.
Lecture 11 Combinational Design Procedure
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Conversion from one number base to another Binary arithmetic Equation simplification DeMorgan’s Laws Conversion to/from SOP/POS Reading equations from.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
"Digital Systems"1 7-segment Numeric display b a d g e c f.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Digital Logic & Design Vishal Jethava Lecture 11 svbitec.wordpress.com.
Karnaugh Maps (K-Maps)
CEC 220 Digital Circuit Design
Digital Systems Section 11 Decoders and Encoders.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
ECE DIGITAL LOGIC LECTURE 11: STANDARD CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 09/24/2015.
ACOE161Digital Circuit Design1 Design Of Combinational Logic Circuits.
Digital Logic & Design Dr. Waseem Ikram Lecture 11.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
Digital Logic Design. Truth Table  Logic Circuit 1. Start with truth table 2. When your output is a 1, figure out the combination of inputs, ANDs, and.
Lecture 1 Gunjeet kaur Dronacharya group of institutions.
Homework Reading Machine Projects Labs
Homework Reading Machine Projects Labs
Homework Reading Machine Projects Labs
Combinational Logic Circuits
Karnaugh Maps (K-Maps)
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
Homework Reading Tokheim, Section 5-10, 7-4.
Karnaugh Mapping Digital Electronics
Design Example “Date of Birth Problem”
13 Digital Logic Circuits.
ECB2212-Digital Electronics K-Map
Lecture 9 Logistics Last lecture Last last lecture Today
Instructor: Alexander Stoytchev
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Table 1.1 Powers of Two.
ECE 352 Digital System Fundamentals
Digital System Design Combinational Logic
Principles & Applications
ACOE101: Freshman Computer Engineering Fall 2018
Week 3 Logic will get you from A to B. Imagination will take you everywhere. Albert Einstein.
Presentation transcript:

1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section

2 Seven Segment Display Used for output of a single decimal digit Driven by a binary coded decimal (BCD) nibble A separate set of combinational logic turns on or off each segment to create the digit display

3 Seven Segment Display

4

5 Seven Segment Display Driver

6 Seven Segment Display Truth Table for Seven Segment Display Driver

7 Seven Segment Display Logic Seven combinational logic circuits - one for each segment Look at the logic for segment e – when is it on? A B C DSum of Product Terms L L L LA B C D L L H LA B C D L H H LA B C D H L L LA B C D How to factor this sum in order to simplify?

8 Karnaugh Map for Segment e A B C D Put down all the 1’s for D, C, B, A = 0 through 9 Then, fill in 0’s for all other valid BCD input values

9 Don’t Cares in Karnaugh Map That takes care of 10 out of 16 combinations What about the other 6? They are “don’t cares” A B C D XX X X X X 0 0

10 Karnaugh Map for Segment e Now we loop the largest areas that we can Use “don’t cares” as 1’s if loops can be larger Segment e = B D + C D A B C D X 1 X X0 0 X X X 0 0

11 Segment e Logic Circuit ABCD BCD Inputs e C D B D Not Used

12 Test Segment e Logic Circuit 0000 BCD Inputs e = 1 C D = 0 B D = 1 Not Used e

13 Test Segment e Logic Circuit 0001 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

14 Test Segment e Logic Circuit 0010 BCD Inputs e = 1 C D = 1 B D = 1 Not Used e

15 Test Segment e Logic Circuit 0011 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

16 Test Segment e Logic Circuit 0100 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

17 Test Segment e Logic Circuit 0101 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

18 Test Segment e Logic Circuit 0110 BCD Inputs e = 1 C D = 1 B D = 0 Not Used e

19 Test Segment e Logic Circuit 0111 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

20 Test Segment e Logic Circuit 1000 BCD Inputs e = 1 C D = 0 B D = 1 Not Used e

21 Test Segment e Logic Circuit 1001 BCD Inputs e = 0 C D = 0 B D = 0 Not Used e

22 Test Segment e Logic Circuit 1010 = DON’T CARE! BCD Inputs e = 1 C D = 1 B D = 1 Not Used e

23 Can we do better than the map result? Sometimes, if we look at the Boolean equation from the Karnaugh map for segment e: Segment e = B D + C D It can be factored: Segment e = (B + C) D Simpler Logic Diagram (Product of Sums): e B C D