Convertibility Verification and Converter Synthesis: Two Faces of the Same Coin Jie-Hong Jiang EE249 Discussion 11/21/2002 Passerone et al., ICCAD ’ 02.

Slides:



Advertisements
Similar presentations
Automata Theory Part 1: Introduction & NFA November 2002.
Advertisements

Impossibility of Distributed Consensus with One Faulty Process
Tree Regular Model Checking P. Abdulla, B. Jonsson, P. Mahata and J. d’Orso Uppsala University.
Regular Expressions and DFAs COP 3402 (Summer 2014)
1 1 CDT314 FABER Formal Languages, Automata and Models of Computation Lecture 3 School of Innovation, Design and Engineering Mälardalen University 2012.
Timed Automata.
ESE601: Hybrid Systems Some tools for verification Spring 2006.
Compatibility between shared variable valuations in timed automaton network model- checking Zhao Jianhua, Zhou Xiuyi, Li Xuandong, Zheng Guoliang Presented.
Theory Of Automata By Dr. MM Alam
Cs333/cutler Greedy1 Introduction to Greedy Algorithms The greedy technique Problems explored –The coin changing problem –Activity selection.
Review of topics Final exam : -May 2nd to May 7 th - Projects due on May 7th.
Software Reliability CIS 640 Adapted from the lecture notes by Doron Pelel (
1 Formal Models for Stability Analysis : Verifying Average Dwell Time * Sayan Mitra MIT,CSAIL Research Qualifying Exam 20 th December.
Permissive Interfaces Tom Henzinger Ranjit Jhala Rupak Majumdar.
Interface-based Design of Embedded Systems Thomas A. Henzinger University of California, Berkeley.
An Introduction to Input/Output Automata Qihua Wang.
Conformance Simulation Relation ( ) Let and be two automata over the same alphabet simulates () if there exists a simulation relation such that Note that.
Component-Interaction Automata for Specification and Verification of Component Interactions P. Vařeková and B. Zimmerova Masaryk University in Brno Czech.
ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.
CSC 3130: Automata theory and formal languages Andrej Bogdanov The Chinese University of Hong Kong Regular.
Approaches to Reactive System Synthesis J.-H. Roland Jiang.
Scheduling Using Timed Automata Borzoo Bonakdarpour Wednesday, April 13, 2005 Selected Topics in Algorithms and Complexity (CSE960)
CS5371 Theory of Computation Lecture 6: Automata Theory IV (Regular Expression = NFA = DFA)
Automatic Interface Generation P.I.G. : Presented by Trevor Meyerowitz Sonics: Presented by Michael Sheets EE249 Discussion November 30, 1999.
Fall 2006Costas Busch - RPI1 Non-Deterministic Finite Automata.
CS5371 Theory of Computation Lecture 8: Automata Theory VI (PDA, PDA = CFG)
Topics Automata Theory Grammars and Languages Complexities
Chapter 8 Asynchronous System Model by Mikhail Nesterenko “Distributed Algorithms” by Nancy A. Lynch.
Presenter : Cheng-Ta Wu Vijay D’silva, S. Ramesh Indian Institute of Technology Bombay Arcot Sowmya University of New South Wales, Sydney.
Regular Model Checking Ahmed Bouajjani,Benget Jonsson, Marcus Nillson and Tayssir Touili Moran Ben Tulila
1 CD5560 FABER Formal Languages, Automata and Models of Computation Lecture 7 Mälardalen University 2010.
5. Alternative Approaches. Strategic Bahavior in Business and Econ 1. Introduction 2. Individual Decision Making 3. Basic Topics in Game Theory 4. The.
Transformation of Timed Automata into Mixed Integer Linear Programs Sebastian Panek.
1Computer Sciences Department. Book: INTRODUCTION TO THE THEORY OF COMPUTATION, SECOND EDITION, by: MICHAEL SIPSER Reference 3Computer Sciences Department.
REGULAR LANGUAGES.
Chapter 3 (Part 3): Mathematical Reasoning, Induction & Recursion  Recursive Algorithms (3.5)  Program Correctness (3.6)
CEFRIEL Consorzio per la Formazione e la Ricerca in Ingegneria dell’Informazione Politecnico di Milano Model Checking UML Specifications of Real Time Software.
Timed Test Cases Generation Based on MSC-2000 Test Purposes Abdeslam En-Nouaary and Gang Liu Department of Electrical and Computer Engineering Concordia.
Timed I/O Automata: A Mathematical Framework for Modeling and Analyzing Real-Time Systems Frits Vaandrager, University of Nijmegen joint work with Dilsun.
By, Venkateswara Reddy. Tallapu Reddy. 1.Introduction. 2.What is X-Machine Testing..?? 3.Methods of X-Machine Testing. 4.Variants of X- Machine. 5.Stream.
Submodule construction in logics 1 Gregor v. Bochmann, University of Ottawa Using First-Order Logic to Reason about Submodule Construction Gregor v. Bochmann.
1 CD5560 FABER Formal Languages, Automata and Models of Computation Lecture 3 Mälardalen University 2010.
Submodule construction for specifications with I/O, Nov Gregor v. Bochmann, University of Ottawa Submodule construction for specifications with.
Recognizing safety and liveness Presented by Qian Huang.
COMMONWEALTH OF AUSTRALIA Copyright Regulations 1969 WARNING This material has been reproduced and communicated to you by or on behalf of Monash University.
Verification & Validation By: Amir Masoud Gharehbaghi
Constraints Assisted Modeling and Validation Presented in CS294-5 (Spring 2007) Thomas Huining Feng Based on: [1]Constraints Assisted Modeling and Validation.
Chapter 8 Asynchronous System Model by Mikhail Nesterenko “Distributed Algorithms” by Nancy A. Lynch.
From Natural Language to LTL: Difficulties Capturing Natural Language Specification in Formal Languages for Automatic Analysis Elsa L Gunter NJIT.
Nondeterministic Finite Automata (NFAs). Reminder: Deterministic Finite Automata (DFA) q For every state q in Q and every character  in , one and only.
1 Language Recognition (11.4) Longin Jan Latecki Temple University Based on slides by Costas Busch from the courseCostas Busch
Controller Synthesis For Timed Automata Authors : Eugene Asarin, Oded Maler, Amir Pnueli and Joseph Sifakis Yean-Ru Chen Embedded System Laboratory of.
Conversions Regular Expression to FA FA to Regular Expression.
11th International Conference on Web-Age Information Management July 15-17, 2010 Jiuzhaigou, China V Locking Protocol for Materialized Aggregate Join Views.
1 Maximality Properties Dr. Mikhail Nesterenko Presented By Ibrahim Motiwala.
Theory of Computation Automata Theory Dr. Ayman Srour.
Towards Completely Automatic Decoder Synthesis Hsiou-Yuan Liu, Yen-Cheng Chou, Chen- Hsuan Lin, and Jie-Hong Roland Jiang ALCom Lab EE Dept/ Grad. Inst.
MA/CSSE 474 Theory of Computation Universal Turing Machine Church-Turing Thesis Delayed due dates for HWs See updated schedule page. No class meeting.
LPV: a new technique, based on linear programming, to formally prove or disprove safety properties J-L Lambert, valiosys.
Sequential Flexibility
Synthesis from scenarios and requirements
FORMAL LANGUAGES AND AUTOMATA THEORY
Program Synthesis is a Game
CSE322 CONSTRUCTION OF FINITE AUTOMATA EQUIVALENT TO REGULAR EXPRESSION Lecture #9.
4. Properties of Regular Languages
Non-Deterministic Finite Automata
Quantitative Modeling, Verification, and Synthesis
Language Recognition (12.4)
Instructor: Aaron Roth
Removal of brackets Example Work out each of the following
Presentation transcript:

Convertibility Verification and Converter Synthesis: Two Faces of the Same Coin Jie-Hong Jiang EE249 Discussion 11/21/2002 Passerone et al., ICCAD ’ 02

Converter synthesis - Introduction Essential issues in component-based design Compatibility checking of protocols Automatic synthesis of interface adaptors for incompatible protocols Automata-based solutions Game-theoretic solutions Formal proofs of correctness

Protocol compatibility The output of the sender respects the input assumptions of the receiver Receiver Possibly wait between a and b Sender a followed by b b T a 0 1 b T a T 0 1 compatible

Protocol compatibility Sender Possibly wait between a and b Receiver a followed by b b T a 0 1 b T a T 0 1 incompatible The output of the sender violates the input assumptions of the receiver

Protocol compatibility a b Ta’ b’ T’ Sender Protocol Receiver Protocol Converter Specification (monitor) defines compatible transactions a b Ta’ b’ T’ Figure source: R. Passerone Use specification to define legal transactions

Protocol compatibility A possible specification No symbols should be discarded or duplicated by the converter Symbols should be delivered in the same order in which they were received Converter can store at most one undelivered symbol at any time (T,T’) (a,a’) (b,b’) (a,T’) (a,a’) (T,T’) (T,a’) (a,b’) (T,b’) (b,T’) (b,b’) (T,T’) (b,a’) 0 a b Specification (Constrains legal states/transitions) Figure source: R. Passerone

Automata based converter synthesis Constrain converter ’ s behavior using Sender and receiver protocols Specification Represent protocols and specification using finite automata Construct product automaton for protocols Remove illegal transitions/states according to specification automaton

Automata based converter synthesis b T a T b’ T’ a’ T/T’ a/T’ b/T’ T/a’ T/b’ b/b’ a/a’ a/b’ b/a’ T/a’ T/b’ Figure source: R. Passerone Receiver Sender Product machine

Automata based converter synthesis T/T’ a/T’ b/T’ T/a’ T/b’ a/a’ a/b’ b/a’ T/a’ Converter (T,T’) (a,a’) (b,b’) (a,T’) (a,a’) (T,T’) (T,a’) (a,b’) (T,b’) (b,T’) (b,b’) (T,T’) (b,a’) 0 a b Specification (Constrains legal states/transitions) 0b a b/b’ T/b’ 0 Figure source: R. Passerone

Automata based converter synthesis b T a T b’ T’ a’ T/T’ a/T’ T/b’ a/b’ b/a’ Figure source: R. Passerone Final converter

Game based converter synthesis Two player game Player 1 : protocols + specification Move: sender emit an output  wrt it current state; update current state Wining condition: makes converter have no available move Player 2 : converter Move: provide input to receiver after reading  such that satisfies receiver protocol and specification ; update current states of receiver and specification Wining condition: always has a move for all reached states during the game

Game based converter synthesis A wining strategy for the converter corresponds to a feasible conversion function (protocols are compatible) A strategy is a function that maps the current history of the game to one of the available moves Memory-less strategies are sufficient for specifications with only safety properties Computation: successively remove bad states of the game structure until reach fixed point; if initial states survive the removing process, then the converter has a wining strategy Complexity: linear in the size of the game structure

Conclusions Protocol compatibility = existence of adapter Game-theoretic modeling Converter synthesis = game solving Generic, expressive formulation Can be extended to specifications with fairness constraints Can be extended to multi-player games Tools exist for game solving