Advanced Cubesat Imaging Payload

Slides:



Advertisements
Similar presentations
Interactive Space – An application of OpenCV
Advertisements

CSE 424 Final Presentation Team Members: Edward Andert Shang Wang Michael Vetrano Thomas Barry Roger Dolan Eric Barber Sponsor: Aviral Shrivastava.
Joshua Fabian Tyler Young James C. Peyton Jones Garrett M. Clayton Integrating the Microsoft Kinect With Simulink: Real-Time Object Tracking Example (
Electrical and Computer Engineer Large Portable Projected Peripheral Touchscreen Team Jackson Brian Gosselin Greg Langlois Nick Jacek Dmitry Kovalenkov.
ACIP Nathan Bossart Joe Mayer RASCAL ACIP. Background and Current Status RASCAL ACIP Boeing and SSRL Defining Mission Additional Constraints Sensor Software.
Advanced Processing Systems Honeywell Proprietary1 12/04/2003 Honeywell UF HCS & Honeywell DSES Opportunities Presented by Advanced Processing Systems.
Advanced Cubesat Imaging Payload Robert Urberger, Joseph Mayer, and Nathan Bossart ECE 490 – Senior Design I – Department of Electrical and Computer Engineering.
Move With Me S.W Graduation Project An Najah National University Engineering Faculty Computer Engineering Department Supervisor : Dr. Raed Al-Qadi Ghada.
The Science of Digital Media Microsoft Surface 7May Metropolia University of Applied Sciences Display Technologies Seminar.
HiMax: Characterization of the CogniMem Device EE x96 Preliminary Design Review Advisor: Tep Dobry Sub Advisor: Neil Scott Members: Raymundo Flores EE.
Zach Allen Chris Chan Ben Wolpoff Shane Zinner Project Z: Stereo Range Finding Based on Motorola Dragonball Processor.
ECE 699: Lecture 2 ZYNQ Design Flow.
Real-Time Face Detection and Tracking Using Multiple Cameras RIT Computer Engineering Senior Design Project John RuppertJustin HnatowJared Holsopple This.
Mahesh Sukumar Subramanian Srinivasan. Introduction Face detection - determines the locations of human faces in digital images. Binary pattern-classification.
Application Programming Interface For Tracking Face & Eye Motion Team Members Tharaka Roshan Pathberiya Nimesh Saveendra Chamara Susantha Gayan Gunarathne.
Jason Li Jeremy Fowers Ground Target Following for Unmanned Aerial Vehicles.
Use of Multimedia in Engineering. Mechatronics engineering is based on the combination from three basic engineering field that is mechaninal, electronics.
General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation
Final presentation Encryption/Decryption on embedded system Supervisor: Ina Rivkin students: Chen Ponchek Liel Shoshan Winter 2013 Part A.
General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.
Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.
The Pursuit for Efficient S/C Design The Stanford Small Sat Challenge: –Learn system engineering processes –Design, build, test, and fly a CubeSat project.
Nathan Bossart, Joe Mayer, Bob Urberger RASCAL ACIP.
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
Matrix Multiplication on FPGA Final presentation One semester – winter 2014/15 By : Dana Abergel and Alex Fonariov Supervisor : Mony Orbach High Speed.
CHAPTER FOUR COMPUTER SOFTWARE.
Introduction to Interactive Media Interactive Media Tools: Software.
Dr. Alireza Ghorshi Dr. Mohammad Mortazavi Dr. Mohammad Khansari Dr. Alireza Nemany Pour.
 Team Members & Responsibilities › Adam Jackson  Primary hardware AES implementation  Coprocessor Interfacing › Daniel Risse (project “leader”)  Linux.
Implementing Codesign in Xilinx Virtex II Pro Betim Çiço, Hergys Rexha Department of Informatics Engineering Faculty of Information Technologies Polytechnic.
Senior Design Project Megan Luh Hao Luo March
Department of Electrical Engineering Electronics Computers Communications Technion Israel Institute of Technology High Speed Digital Systems Lab. High.
Prototype 3: MI prototype for video surveillance and biometry CVDSP-UJI Computer Vision Group – UJI Digital Signal Processing Group – UV November 2010.
Software Acquisition and Project Management Lesson I: Introduction.
GAYA Analyzer SDD Presentation. GAYA Analyzer Introduction OMS40G256 is a hardware device used for detection of radioactive radiation for medical imaging.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Senior Design Project Megan Luh Hao Luo Febrary
Senior Design Project Megan Luh Hao Luo January
Performed by: Eliran Cohen & Michael Rapoport Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.
Performed by: Dor Kasif, Or Flisher Instructor: Rolf Hilgendorf Jpeg decompression algorithm implementation using HLS PDR presentation Winter Duration:
Hardware Accelerator for Hot-word Recognition Gautam Das Govardan Jonathan Mathews Wasim Shaikh Mojes Koli.
 Programming - the process of creating computer programs.
August 2003 At A Glance The IRC is a platform independent, extensible, and adaptive framework that provides robust, interactive, and distributed control.
 Project overview  Block diagram  Design challenges  Individual contributions  Project demonstration  Questions / discussion.
Performed by: Kfir Toledo Tzofnat Grinberg Instructor: Ina Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Final Year Project. Project Title Kalman Tracking For Image Processing Applications.
ECE VHDL Microprocessor Design Final Student Project August 14 th, 2012 Emily Kan Erik Lee Edward Jones.
1 ® ® Agenda 8:30 a.m.Introduction to The MathWorks, Xilinx, and Avnet 9:00 a.m.Video System Design with Simulink 9:45 a.m.Break 10:00 a.m.FPGA Implementation.
Performed By: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin Bi-Semesterial. Winter 2012/2013 3/12/2012.
Approximate Computing on FPGA using Neural Acceleration Presented By: Mikkel Nielsen, Nirvedh Meshram, Shashank Gupta, Kenneth Siu.
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Performed by: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Lecture 0. Course Introduction Prof. Taeweon Suh Computer Science Education Korea University COM509 Computer Systems.
Performed by: Yotam Platner & Merav Natanson Instructor: Guy Revach המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
RoboCup KSL Design and implementation of vision and image processing core Academic Supervisor: Dr. Kolberg Eli Mentors: Dr. Abramov Benjamin & Mr.
Design with Vivado IP Integrator
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
K-Nearest Neighbor Digit Recognition ApplicationDomainConstraintsKernels/Algorithms Voice Removal and Pitch ShiftingAudio ProcessingLatency (Real-Time)FFT,
Open Source Spacecraft Development Toolbox NASA Intern Project ‘15 Charles Rogers Steven Seeger Embedded Flight Systems, Inc.
Accelerate HD video processing through affordable hardware
CSC391/691 Intro to OpenCV Dr. Rongzhong Li Fall 2016
Dynamo: A Runtime Codesign Environment
ENG3050 Embedded Reconfigurable Computing Systems
Highly Efficient and Flexible Video Encoder on CPU+FPGA Platform
On-Board Computer Subsystem David Stockhouse
Implementation of a GNSS Space Receiver on a Zynq
Elecbits Electronic shade.
Vision Based UAV Landing
PRELIMINARY DESIGN REVIEW
Presentation transcript:

Advanced Cubesat Imaging Payload Joseph Mayer and Nathan Bossart ECE 491 – Senior Design II – Department of Electrical and Computer Engineering http://acip.us Background Results RASCAL: A two spacecraft mission to demonstrate key technologies for proximity operations. One spacecraft will use its propulsion system in conjunction with the imaging payload in order to facilitate orbiting and docking Imaging Payload: To achieve the goals of the RASCAL mission, each spacecraft will identify the other and interpolate knowledge of parameters such as distance. The goal of this project is to design and implement an imaging payload for obtaining raw image data and converting it into actionable high-level data. Completion of software verification with light and color patterns using the OpenCV libraries Creation of a test Cubesat with six distinct patterns (with the same height and width) that are easily recognizable using computer vision and vertex-based shape detection Initialization and interfacing with a OV7670 camera from hardware on a Zynq-7000 FPGA Creation and verification of a basic video pipeline and initialization software (using Xilinx AXI video in/out, video timing controller, VDMA, and Zynq processing IP cores) Creation of a boot image with a custom device tree that loads custom programmable logic (the video pipeline hardware) before booting into a PetaLinux OS ramdisk Creation of customized HLS blocks to perform Sobel filtering and light thresholding Work towards integration of the HLS blocks into the video pipeline to provide hardware acceleration Work towards creation of Linux drivers for interacting with and configuring the AXI hardware blocks via the PetaLinux OS Work towards creation of a Linux application to carry out device initialization (using custom Linux drivers) and to complete the remainder of the image processing tasks using cross-compiled OpenCV libraries Figure 1: RASCAL mission diagram Description Identification Strategy: Involves using light/color patterns on the side of a Cubesat for identification A model Cubesat with closed polygon patterns was created to-scale for testing purposes Each pattern has the same height and width and is recognizable using a basic vertex-based shape detection strategy Relative distance is obtained using the scale of the object in frame Relative angles are obtained using position of the object in frame along with the relative distance Software Verification: Before constructing the video pipeline on the Zynq-7000, we constructed and verified our image processing algorithms using the OpenCV libraries on low-grade hardware Additionally, much of the code for contour simplification and vertex detection could be reused in the software domain of the final system Processing Image Data: A 640x480 test camera (OV7670) was bought and interfaced with the Zedboard Development Board A video pipeline was generated using Xilinx’s Vivado tool chain for image processing in the software domain Vivado HLS was used to generate hardware blocks to offload processing tasks better suited for hardware Xilinx SDK was used to create Linux applications to initialize the video pipeline and carry out tasks such as contour detection and angle/distance calculations Figure 2: Test Cubesat faces Future Work Integration of HLS blocks into the video pipeline* Linux driver creation for Xilinx AXI peripherals (VDMA, video timing controllers, and custom HLS blocks)* Cross-compilation of OpenCV program to carry out recognition tasks on Zynq core running Linux* Creation and integration of a higher-resolution flight camera (potentially a FLIR) In-depth calibration of algorithms and enabling of processing system in the context of the RASCAL system Custom board creation and satellite integration * Denotes that a significant amount of work towards this portion has already been completed Figure 4: Software Verification Demonstration References & Thanks Special thanks to Dr. Kyle Mitchell, Dr. Jason Fritts, and Dr. Will Ebel. [1] Jan Erik Solem, Programming Computer Vision with Python. Creative Commons. [2] Milan Sonka, Vaclav Hlavac, Roger Boyle, Image Processing, Analysis, and Machine Vision. Cengage Learning; 3rd edition. [3] http://www.cs.columbia.edu/~jebara/htmlpapers/UTHESIS/node14.html October 29, 2013 [4] http://cubesat.slu.edu/AstroLab/SLU-03__Rascal.html October 31, 2013 [5] http://docs.opencv.org November 11, 2013 [6] Gary Bradski, Adrian Kaehler, Learning OpenCV: Computer Vision with the OpenCV Library. O'Reilly Media, Inc.; 1st edition. [7] Matthew Russell, Scott Fischaber, " OpenCV Based Road Sign Recognition on Zynq," 2010 11th IEEE Internation Conference On Industrial Informatics, pp. 596-601, July 29, 2013 [8] http://hamsterworks.co.nz/mediawiki/index.php/OV7670_camera February 10, 2014 [9] FMC-IMAGEON Building a Video Design from Scratch Tutorial, Avnet, Version 1.3, March 15, 2014 [10] Processor Control of Vivado HLS Designs, Fernando Martinez Vallina, XAPP745, April 7, 2014 [11] Zedboard (Zynq Evaluation and Development) Hardware User’s Guide, Avnet, Version 1.1, August 1, 2012 Figure 3: Zedboard Development Board and OV7670 Camera Figure 5: Gantt Chart (as of 21 April 2014) Figure 6: Team Photo – Joe Mayer, Bob Urberger, and Nathan Bossart