Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.

Slides:

Advertisements

Similar presentations

Copyright 2000 Cadence Design Systems. Permission is granted to reproduce without modification. Introduction An overview of formal methods for hardware.

Advertisements

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s: Computer Hardware 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 20s Computer Hardware Department of.

CS Body of Knowledge (ACM) Discrete Structures Programming Fundamentals Algorithms & Complexity Operating Systems Architecture & Organization Social &

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

Logical Design.

We build generic tools for automated diagnosis & reconfiguration of distributed dynamic systems Model-Based Supervision of Composite Systems Modularity.

Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.

Seven Minute Madness: Special-Purpose Parallel Architectures Dr. Jason D. Bakos.

Spring 07, Feb 6 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Verification Vishwani D. Agrawal James J. Danaher.

Methodologies for Wireless Sensor Networks Design Alvise Bonivento Alessandro Pinto Prof. Sangiovanni-Vincentelli U.C. Berkeley.

1 HW/SW Partitioning Embedded Systems Design. 2 Hardware/Software Codesign “Exploration of the system design space formed by combinations of hardware.

ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

Synthesis and Test of Quantum Circuits Dr. Marek Perkowski and Dr. Xiaoyu Song Quantum Braitenberg Automata Robots use.

Router modeling using Ptolemy Xuanming Dong and Amit Mahajan May 15, 2002 EE290N.

ENEE 644 Dr. Ankur Srivastava Office: 1349 A.V. Williams URL: Computer-Aided Design of.

CS 151 Digital Systems Design Lecture 38 Programmable Logic.

(1) Introduction © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.

David Garlan Ivan Ruchkin Carnegie Mellon University Pittsburgh, PA, USA December 2014.

1  Staunstrup and Wolf Ed. “Hardware Software codesign: principles and practice”, Kluwer Publication, 1997  Gajski, Vahid, Narayan and Gong, “Specification,

1 EVALUATING INTELLIGENT FLUID AUTOMATION SYSTEMS USING A FLUID NETWORK SIMULATION ENVIRONMENT Ron Esmao - Sr. Applications Engineer, Flowmaster USA.

Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.

FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

CAD for Physical Design of VLSI Circuits

Dr. Alireza Ghorshi Dr. Mohammad Mortazavi Dr. Mohammad Khansari Dr. Alireza Nemany Pour.

Modern VLSI Design 3e: Chapters 1-3 week12-1 Lecture 30 Scale and Yield Mar. 24, 2003.

Section 10: Advanced Topics 1 M. Balakrishnan Dept. of Comp. Sci. & Engg. I.I.T. Delhi.

Robust Low Power VLSI ECE 7502 S2015 Fault Diagnosis and Logic Debugging Using Boolean Satisfiability ECE 7502 Class Discussion Benjamin Melton Thursday.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

ESL and High-level Design: Who Cares? Anmol Mathur CTO and co-founder, Calypto Design Systems.

ELEC692/04 course_des 1 ELEC 692 Special Topic VLSI Signal Processing Architecture Fall 2004 Chi-ying Tsui Department of Electrical and Electronic Engineering.

© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.

Embedding Constraint Satisfaction using Parallel Soft-Core Processors on FPGAs Prasad Subramanian, Brandon Eames, Department of Electrical Engineering,

Quality Driven SystemC Design By Nasir Mahmood. Hybrid Approach The idea here is to combine the strengths of simulation – namely the ability to handle.

Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.

Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.

Chapter 0 - reVieW Combinational Logic Circuit, Combinational Logic Circuit, Propagation Delay, Propagation Delay, Programmable Logic. Programmable Logic.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics Modeling with hardware description languages (HDLs).

Modern VLSI Design 3e: Chapter 8 Copyright  1998, 2002 Prentice Hall PTR Topics n Modeling with hardware description languages (HDLs).

LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,

High Performance Embedded Computing © 2007 Elsevier Chapter 7, part 3: Hardware/Software Co-Design High Performance Embedded Computing Wayne Wolf.

Verification & Validation By: Amir Masoud Gharehbaghi

Center for Embedded Systems (CECS) Eli Bozorgzadeh Computer Science Department.

System-on-Chip Design Hao Zheng Comp Sci & Eng U of South Florida 1.

A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.

Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.

University of Maryland at College Park Smart Dust Digital Processing, 1 Digital Processing Platform Low power design and implementation of computation.

1. an electronic device that manipulates information, or "data“

On the Relation Between Simulation-based and SAT-based Diagnosis CMPE 58Q Giray Kömürcü Boğaziçi University.

Speaker: Nansen Huang VLSI Design and Test Seminar (ELEC ) March 9, 2016 Simulation-Based Equivalence Checking.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .

EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.

System-on-Chip Design

Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

VLSI Testing Lecture 5: Logic Simulation

System On Chip.

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

Digital Processing Platform

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

ECNG 1014: Digital Electronics Lecture 1: Course Overview

HIGH LEVEL SYNTHESIS.

Discrete Controller Synthesis

Advanced Digital Systems Design Methodology

Department of Electrical Engineering Joint work with Jiong Luo

Seminar Tittles 1-Modeling and Optimization of soft-error reliability of Sequential circuits. 2-Statistical Estimation of Sequential Circuit Activities.

Presentation transcript:

Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based Co-Verification A practical networked sensor architecture runs in the hardware software co-verification engine. Microsoft Research Giano and Mentor Graphics Seamless CVE are the two target verification environments. The architecture is platform dependent which can be applied to different applications such as home intelligence sensor, Bio-medical sensors, environmental sensors, and automobile sensors. The design is constructed with the component-based approach. The approach enforces both hardware IPs and software components reusability while maintaining a clear abstraction view for the system developers. Matlab and Simulink are used to construct a real world simulation environment for both sensor and network components. Low power consumption is considered as the system requirements is developed. The goal of this project is to enhance the co- verification environment as practical and realistic as possible. Scalable Co-Verification Based on Hardware IPs and Software Component, SRC The objective of the project is to develop a component- based approach to scalable hardware and software co- verification of embedded systems using formal methods such as model checking. The method unifies the concepts of hardware IPs and software components, leverages advances in assertion-based verification, extends effectiveness of compositional model checking for system-level co-verification, and facilitates verification reuse. F. He, X. Song, et al. Probabilistic optimization for FPGA board level routing problems. IEEE Transactions on Circuits and Systems II, 53(4), , W. Hung, X. Song, G. Yang, et al. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Transactions on Computer-Aided Design, 25(9), , W. Hung, X. Song. Routability checking for three-dimensional architectures. IEEE Transactions on Very Large Scale Integration Systems, 12(12), , L. Cheng, W. Hung, G. Yang, X. Song. Congestion estimation for 3D circuit architectures. IEEE Transactions on Circuits and Systems II, 51(12), , W. Hung, X. Song. Segmented channel routing via satisfiability. ACM Transactions on Design Automation of Electronic Systems (TODAES), 9(4), , X. Song, et al. Board-level multiterminal net assignment for the partial cross-bar architecture. IEEE Transactions on VLSI Systems, 11(3), , W. Hung, X. Song, E. Aboulhamid. BDD variable ordering by scatter search. IEEE Transactions on Computer-Aided Design, 21(8), , Y. Wang, C. Pai, X. Song. The design of hybrid carry- lookahead/carry-select adders. IEEE Transactions on Circuits and Systems-II, 49(1), 16-24, Y. Wang, X. Song, M. Aboulhamid. Adder based residue to binary number converters. IEEE Transactions on Signal Processing, 50(7), July, X. Song, Y. Tang, D. Zhou, Y. Wang. Wire space estimation and routability analysis for gate array chips. IEEE Transactions on Computer-Aided Design, 19(5), May X. Song and Y. Wang. On the crossing distribution problem. ACM Transactions on Design Automation of Electronic Systems (TODAES), 4(1), 39-51, S. Tahar, X. Song, E. Cerny, Z. Zhou, M. Langevin. Formal verification of an ATM switch fabric using multiway decision graphs. IEEE Transactions on Computer-Aided Design, 18(7), , July Y. Tang, X. Song, Y. Wang. Diagnosis of clustered faults for identical degree topologies. IEEE Transactions on Computer- Aided Design, 18(8), August Y. Tang and X. Song. Diagnosis for arbitrarily connected parallel computers. IEEE Transactions on Computers, 48(7), July Formal Verification by Generalized Symbolic Trajectory Evaluation, Intel Generalized symbolic trajectory evaluation (GSTE) is an extension of symbolic trajectory evaluation (STE). STE can handle large, industrial design and has been actively used in Intel, HP, IBM, and Motorola. GSTE was originally developed at Intel and has successfully demonstrated its powerful capacity in formal verification of digital systems. The goal of the project is to enhance the GSTE verification capability for complex system designs.