SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching Andrew B. Kahng, Bao Liu, Sheldon X.-D. Tan* UC San Diego, *UC Riverside.

Slides:



Advertisements
Similar presentations
Explicit Gate Delay Model for Timing Evaluation Muzhou Shao : University of Texas at Austin D.F.Wong : U. of Illinois at Urbana- Champaign Huijing Cao.
Advertisements

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
A Hierarchical Multiple Target Tracking Algorithm for Sensor Networks Songhwai Oh and Shankar Sastry EECS, Berkeley Nest Retreat, Jan
EE141 © Digital Integrated Circuits 2nd Wires 1 The Wires Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated Circuits: A Design.
CS 678 –Boltzmann Machines1 Boltzmann Machine Relaxation net with visible and hidden units Learning algorithm Avoids local minima (and speeds up learning)
Foundations of Physics
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
Weiping Shi Department of Computer Science University of North Texas HiCap: A Fast Hierarchical Algorithm for 3D Capacitance Extraction.
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
Chapter 7 Reading on Moment Calculation. Time Moments of Impulse Response h(t) Definition of moments i-th moment Note that m 1 = Elmore delay when h(t)
Supply Voltage Degradation Aware Analytical Placement Andrew B. Kahng, Bao Liu and Qinke Wang UCSD CSE Department {abk, bliu,
Constructing Current-Based Gate Models Based on Existing Timing Library Andrew Kahng, Bao Liu, Xu Xu UC San Diego
SAMSON: A Generalized Second-order Arnoldi Method for Reducing Multiple Source Linear Network with Susceptance Yiyu Shi, Hao Yu and Lei He EE Department,
EE 201A (Starting 2005, called EE 201B) Modeling and Optimization for VLSI Layout Instructor: Lei He
A Global Minimum Clock Distribution Network Augmentation Algorithm for Guaranteed Clock Skew Yield A. B. Kahng, B. Liu, X. Xu, J. Hu* and G. Venkataraman*
Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Static Dictionaries Collection of items. Each item is a pair.  (key, element)  Pairs have different keys. Operations are:  initialize/create  get (search)
Lecture 16 AC Circuit Analysis (1) Hung-yi Lee. Textbook Chapter 6.1.
Source-Free RLC Circuit
More Realistic Power Grid Verification Based on Hierarchical Current and Power constraints 2 Chung-Kuan Cheng, 2 Peng Du, 2 Andrew B. Kahng, 1 Grantham.
Parallel RLC Network. Objective of Lecture Derive the equations that relate the voltages across a resistor, an inductor, and a capacitor in parallel as:
Network Functions Definition, examples , and general property
Overview of ENGR 220 Circuits 1 Fall 2005 Harding University Jonathan White.
ECE 546 – Jose Schutt-Aine 1 ECE 546 Lecture -13 Latency Insertion Method Spring 2014 Jose E. Schutt-Aine Electrical & Computer Engineering University.
Modern VLSI Design 4e: Chapter 4 Copyright  2008 Wayne Wolf Topics n Interconnect design. n Crosstalk. n Power optimization.
APPLICATION OF THE LAPLACE TRANSFORM
Series RLC Network. Objective of Lecture Derive the equations that relate the voltages across a resistor, an inductor, and a capacitor in series as: the.
09/16/2010© 2010 NTUST Today Course overview and information.
Time Response of Reactive Circuits
PHY-2049 Current & Circuits February ‘08. News Quiz Today Examination #2 is on Wednesday of next week (2/4/09) It covers potential, capacitors, resistors.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
Chapter 4 Interconnect Analysis. Organization 4.1 Linear System 4.2 Elmore Delay 4.3 Moment Matching and Model Order Reduction –AWE –PRIMA 4.4 Recent.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
EE 201C Modeling of VLSI Circuits and Systems
Statistical Sampling-Based Parametric Analysis of Power Grids Dr. Peng Li Presented by Xueqian Zhao EE5970 Seminar.
1 Interconnect and Packaging Lecture 8: Clock Meshes and Shunts Chung-Kuan Cheng UC San Diego.
Modern VLSI Design 3e: Chapter 4 Copyright  1998, 2002 Prentice Hall PTR Topics n Interconnect design. n Crosstalk. n Power optimization.
Step Response Series RLC Network.
Decentralized Model Order Reduction of Linear Networks with Massive Ports Boyuan Yan, Lingfei Zhou, Sheldon X.-D. Tan, Jie Chen University of California,
Static Dictionaries Collection of items. Each item is a pair.  (key, element)  Pairs have different keys. Operations are:  initialize/create  get (search)
1 ε -Optimal Minimum-Delay/Area Zero-Skew Clock Tree Wire-Sizing in Pseudo-Polynomial Time Jeng-Liang Tsai Tsung-Hao Chen Charlie Chung-Ping Chen (National.
1 RS ENE 428 Microwave Engineering Lecture 4 Reflection and Transmission at Oblique Incidence, Transmission Lines.
Transient Analysis CK Cheng UC San Diego CK Cheng UC San Diego Jan. 25, 2007.
1 Summary of Circuits Theory. 2 Voltage and Current Sources Ideal Voltage Source It provides an output voltage v s which is independent of the current.
Gerhard Haßlinger Search Methods in Dynamic Wireless Networks  Challenges for search in wireless networks  Random walks and flooding for search with.
EE 201C Modeling of VLSI Circuits and Systems
7/6/99 MITE1 Fully Parallel Learning Neural Network Chip for Real-time Control Students: (Dr. Jin Liu), Borte Terlemez Advisor: Dr. Martin Brooke.
CS 351/ IT 351 Modeling and Simulation Technologies Review ( ) Dr. Jim Holten.
Low-Power and High-Speed Interconnect Using Serial Passive Compensation Chun-Chen Liu and Chung-Kuan Cheng Computer Science and Engineering Dept. University.
Improved Path Clustering for Adaptive Path-Delay Testing Tuck-Boon Chan* and Prof. Andrew B. Kahng*# UC San Diego ECE* & CSE # Departments.
Example Apply hierarchical clustering with d min to below data where c=3. Nearest neighbor clustering d min d max will form elongated clusters!
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
DC Circuits March 1, Power Source in a Circuit V The ideal battery does work on charges moving them (inside) from a lower potential to one that.
הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה
A Study of Group-Tree Matching in Large Scale Group Communications
Finite Element Method To be added later 9/18/2018 ELEN 689.
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis
Chapter 2 Interconnect Analysis Delay Modeling
Interconnect Dominated Design and Analysis
Chapter 2 Interconnect Analysis Delay Modeling
Department of Computer Science University of York
Yiyu Shi*, Wei Yao*, Jinjun Xiong+ and Lei He*
Homework 2 [due Jan. 31] [1] Given the circuit as shown below and a unit step voltage source at the input node s, use SPICE to simulate the circuit and.
EE 201C Homework 2 Fang Gong
Gengbin Zheng, Esteban Meneses, Abhinav Bhatele and Laxmikant V. Kale
Transient Analysis of Power System
ENE 428 Microwave Engineering
Presentation transcript:

SMM: Scalable Analysis of Power Delivery Networks by Stochastic Moment Matching Andrew B. Kahng, Bao Liu, Sheldon X.-D. Tan* UC San Diego, *UC Riverside

Outline Background Problem Formulation Random Walk Moment Computation in an RLC Tree SMM Theory Experiments Conclusion

P/G Supply Voltage Integrity Analysis Increasing Power/Ground supply voltage degradation in latest technologies  IR drop (DC/AC)  L dI/dt drop Effects:  Malfunction  Performance degradation P/G supply networks are special interconnects  Complex topology, numerous nodes, IOs Scalability improvement schemes  Top-down: multigrid-like, hierarchical, partition  Bottom-up: random walk

Random Walk A stochastic process which gives voltage of a specific P/G node Advantages:  Localization  Parallelism Limitations:  DC analysis  Transient analysis Our contribution:  Frequency domain analysis

Outline Background Problem Formulation Random Walk Moment Computation in an RLC Tree SMM Theory Experiments Conclusion

Problem Formulation Given  an RLC P/G supply network  power pads  supply current sources Find  P/G node voltages Challenges  Scalability  Accuracy

Kirchoff’s current law: A random wanderer pays for lodging every night, and has a probability to go to a neighboring location, until he reaches home A Monte Carlo method to a boundary value problem of partial differential equations Random Walk IqIq

Input: resistive network N, nodes B with known voltages Output: voltage of node s Start walking from a node s While (not reaching a node b  B) Pay A(q) at node q Walk to an adjacent node p with Pr(p, q) Gain V b the voltage of the boundary node b  B V s = net gain of the walk Random Walk in a Resistive Network

Moment Computation in an RLC Tree Current through Rpq charges all downstream capacitors Expanding the voltages in moments p q R pq

Input: RLC tree T, input nodes voltage moments Output: Output node voltage moments For each moment order j Depth-first traversal of the tree T In pre-order, compute m i-1 (p) for each node p In post-order, compute S k  Tp C k m i-1 (k) for each T p Moment Computation in an RLC Tree

Expanding moment computation in a tree to a general structure network Stochastic Moment Matching (SMM) IqIq CqCq q

A random walk process  Pr(p, q) transition probability  A(q) lodging cost Stochastic Moment Matching (SMM)

Input: RLC P/G network N, nodes B with known voltages, current sources S Output: P/G node voltages 1.For each current source s  S 2. Walk from s to a power pad with Pr(p, q) 3. For each node q in the path 4. For each moment order j 5. Compute m j (q) 6.Collect node moments 7.Compute poles and residues by moment matching 8.Output time domain waveforms and voltage drops SMM Algorithm

Numerical Stabilities Compute moments of all orders of a node based on the same random walk process  See algorithm Reduce number of random walks by reducing the number of node voltage moments needed  MMM vs. SMM Filtering out numerically instable solutions  Unvisited nodes, positive poles, etc. Take average

Runtime Number of moments M Average path length P (dominant)  = average distance from the node to a power pad  Independent to P/G network size Number of poles/residues for moment matching Time domain binary search for delay

Outline Background Problem Formulation Random Walk Moment Computation in an RLC Tree SMM Theory Experiments Conclusion

Convergence I.Solid curve: Random walk I II.Dashed curve: Random walk II III.Dotted curve: Liebmann’s method

Accuracy Randomly generated 100x100 power mesh of R=100W~1KW, C=0.1pF~1.0pF, L=0.1pH~1.0pH, Tr=0.5ns~2.5ns, Ip=0.5mA~2.0mA 1000 random walks vs. SPICE

Scalability Power mesh of R=1KW, C=1pF, Tr=1ns, Ip=1mA N/G1234 CPUVdopCPUVdropCPUVdropCPUVdrop

SMM vs. Transient Random Walk I.SMM: 100 random walks II.TRW: 100 random walks for each time step, each of 5ps ICPU Vdrop IICPU Vdrop

Summary We extend random walk to frequency domain analysis by computing moments for RLC P/G networks Much better efficiency/accuracy than transient analysis random walk Advantages of random walk: locality, runtime which depends on average distance to a power pad, parallelism More stable moment computation in a bunch of stochastic processes

Thank you !